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Abstract: Enhancing the performance of the voltage source inverters (VSIs) without changing
the hardware structure has recently acquired an increased amount of interest. In this study,
an optimization algorithm, enhancing the quality of the output power and the efficiency of
three-phase grid connected VSIs is proposed. Towards that end, the proposed algorithm varies
the switching frequency (fsw) to maintain the best balance between switching losses of the
insulated-gate-bipolar-transistor (IGBT) power module as well as the output power quality under
all loading conditions, including the ambient temperature effect. Since there is a contradiction
with these two measures in relation to the switching frequency, the theory of multi-objective
optimization is employed. The proposed algorithm is executed on the platform of Altera®
DE2-115 field-programmable-gate-array (FPGA) in which the optimal value of the switching
frequency is determined online without the need for heavy offline calculations and/or lookup
tables. With adopting the proposed algorithm, there is an improvement in the VSI efficiency without
degrading the output power quality. Therefore, the proposed algorithm enhances the lifetime of
the IGBT power module because of reduced variations in the module’s junction temperature. An
experimental prototype is built, and experimental tests are conducted for the verification of the
viability of the proposed algorithm.
Keywords: grid-connected inverter; power electronics; multi-objective optimization; switching
frequency; total demand distortion; switching losses
1. Introduction
Renewable energy resources play a major role in the current world’s energy generation.
To interconnect renewable energy resources, grid connected three-phase VSIs are widely utilized [1].
However, the increased number of connections between the VSIs and the grid should never degrade
the power quality, particularly at the point of common coupling (PCC), while the total harmonic
distortion (THD) should never go beyond a specific limit to prevent harmonics related problems. It is
possible to reduce the THD with the switching frequency (fsw) being increased. However, when the fsw
is increased, the switching losses are likewise increased and, therefore, this can result in a reduction in
the inverter’s efficiency as well. Consequently, fsw is typically, but not optimally, chosen as a trade-off
between the output power quality and the efficiency at a specific loading condition. Since the operating
conditions of the VSI are continuously varying, the variable switching frequency (VSF) enables the
inverter switching losses to be decreased in regions where the harmonic content is insignificant, and,
in the same sense, the harmonic content can be reduced in the regions where the inverter losses are
highly insignificant.
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The performance of the three-phase grid connected VSIs is highly dependent on the selected
fsw. Therefore, literature has proposed numerous algorithms of the VSF to enhance the inverter’s
efficiency [2,3], inverter’s transient response [4], and the acoustic noise of induction motor [5].
Switching frequency is varied either within the fundamental period [6–9], or based on the operating
conditions [10–12], such that the switching losses or the THD are minimized. In [6], the proposed
algorithm is formulated based on the current-ripple analysis of the three-phase inverters in
a time-domain. The idea was geared toward the reduction of fsw, while maintaining the peak current
ripple under a certain limit; consequently, there is a reduction in the average fsw, and thus a reduction in
switching losses. Application of the above algorithm can be found in [7,8] as well. In [9], the switching
frequency trajectory was derived using calculus of variations and based on the current ripples analysis
relative to the single-phase inverters in time-domain, in order to reduce the switching losses while
meeting certain THD requirements. This method suffers from computational complexity and requires
heavy offline calculations. In [10], the efficiency of single-phase inverter is incrementally enhanced,
while satisfying standard THD; the result of the algorithm was an increase in the efficiency of the
inverter in comparison with the conventional sinusoidal pulse-width modulation (SPWM) as well
as the space-vector pulse-width modulation (SVPWM). In any case, the aim of the aforementioned
methods was to enhance the efficiency of the inverter, while ensuring that the THD is continuously
positioned to the highest allowable limit. An offline technique was proposed by the authors of [11]
for the minimization of the losses of VSIs based on multi-objective optimization, where the proposed
algorithm was used to control synchronous motors. Meanwhile, the target is characterized based on
the weighted combination of the peak-to-peak ripple of electromagnetic torque and switching losses,
in a way that a fair balance is achieved. In [12], an optimization process was applied on the electric
and hybrid vehicle motor drive, in which fsw was varied with different modulation indices or input
voltages. Concurrent switching losses minimization and dead-time compensation study was presented
in [13] under various power levels and different power factors. Compared with discrete pulse width
modulation techniques, switching losses were reduced by 15%.
The switching losses were reduced at high current-levels in [14] by proposing new SVPWM
strategies in which the number of switch commutations of the quasi-Z-source inverter is reduced.
In [15], a lower number of commutations is achieved by the proposed optimization. The variable
switching frequency reduces about 19% of the switching losses compared with constant switching
frequency for similar output current quality. Analytical variable switching frequency is presented
in [16] according to the modulation index and a predefined current ripple band. The switching
frequency varies within the fundamental cycle (sub-fundamental) to reduce the switching losses of two
level inverter traction drive system. In [17], the switching loss is analyzed under different discontinuous
SVPWM techniques for balanced two-phase load fed by a three-leg inverter. The algorithm tried
to balance the switching losses of each phase-leg at lower current ripple. In [18], 3D-SVPWM of
four-leg VSI was presented to reduce the switching losses of the proposed shunt compensator by
33%. The efficiency of a grid-tied full bridge inverter is improved in [19] using the variable switching
frequency scheme. The authors minimize the switching losses at predefined THD using a bipolar
modulation scheme. Variable switching frequency was used in [20] to reduce switching losses and
electromagnetic interference (EMI) noise of a common voltage oriented SPWM rectifier considering
the restrictions on voltage ripple at the direct current (DC) link.
The THD and the maximum torque ripple of the permanent magnet synchronous machine are
optimized in [21]. For this target, the authors presented a finite control set model based on a predictive
control scheme. A new behavioral model for losses in power semiconductors was proposed in [22]
where the impacts of gate resistance and gate voltage are considered. A summary of the several
behavioral models existing in literature and industry was listed.
The major contribution this paper puts in place is the proposition of an efficient and practically
sound VSF algorithm whereby there is an online variation of fsw at various loading conditions, including
the ambient temperature effect. The intensive calculations that are typically required with the exiting fsw
2
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variation-laws are avoided in the proposed algorithm. Moreover, the benefits of the proposed algorithm
include the improvement of the inverters’ switching devices and packaging reliability by reducing
the variations in the junction temperature, which has a direct effect on the lifetime of the inverter.
The attractiveness of this algorithm lies in its simplicity, in which the online computation of the optimal
switching frequency can be easily done. Most of the algorithms that have been introduced in the
literature suffer from computational complexity that makes them lack practical sound. The advantages
of this new proposed algorithms can be summarized in four main points: (1) easy to be implemented
using micro-controllers; and (2) the proposed procedure can be generalized for any power converter
that includes multi-level inverters regardless of the control mode and the used technology of the
power device. However, the proposed mathematical derivations are discussed on an IGBT power
module of Infineon® FP50R06KE3 (Neubiberg, Germany). The same procedures are valid for different
technologies that have different power loss analysis. (3) The proposed procedure does not require
offline computations and lookup tables; and, (4) since the temperature is considered in the proposed
algorithm, the algorithm can reduce the thermal stress on the inverter during high ambient temperature
by reducing the switching frequency. Conversely, if the energy loss parameters are not directly given
from the manufacturer datasheets, the parameters can be experimentally characterized.
The remaining parts of this study are organized as follows. Short summary of the architecture and
the control mode of operations of VSIs are presented in Section 2. Section 3 presents the estimation of
power losses. Section 4 presents the thermal modeling of the IGBT power module. Section 5 presents
the time-domain current ripple analysis. Section 6 presents the proposed variable switching algorithm.
Section 7 presents a discussion of the experimental validation. Finally, Section 8 concludes the paper.
2. Voltage Source Inverters
VSIs are crucial components in the alternating current (AC) microgrids and modern power
systems. To ensure power system reliability, integrating distribution generators (DGs) with existing
power systems has some technical and practical constraints. One of these main limitations is power
system stability. Voltage stability becomes more important if the microgrid is off-grid (i.e., isolated
microgrid) or if connected with a relatively weak power system. The controllability of the VSIs and the
DGs adds effective and supportive actions that can improve the performance of the power systems
and microgrids in steady state and transient modes of operation [23].
VSIs can be categorized into three main modes of operation and control schemes. The first one is
usually named as a grid-forming power converter in which the VSI is working as a conventional AC
source. The voltage and the frequency are controlled and stabilized; however, the output current is
load dependent. The uninterruptible power supply (UPS) is an appropriate example of grid-forming
VSI. The UPS delivers certain voltage and frequency, where the input of the UPS is also considered as
a DC, regardless of being from isolated batteries or converted from an online AC power supply.
The second category is known as grid-feeding power converters. Under this mode of operation,
the voltage control is not targeted in the control scheme of the VSI. Moreover, the VSI is working as
a current source to supply the desired real and reactive powers. Feeding an energized power system
adds more restrictions to the VSI and synchronizing the voltage at PCC is crucially important to track
the desired real and reactive power set points. In the previous two modes of operation, either the
voltage or the current is controlled. For power system stability, it is occasionally important to control
both the output voltage and current. This category is known as grid-supporting power converters and
can be classified into two modes: (1) besides supplying the demanded active and reactive powers,
it must contribute to stabilizing the voltage and/or the frequency of the grid-connected systems; and
(2) the supplied active and reactive powers are subjected to the output voltage magnitude. The voltage
magnitude and frequency have higher priority in the second mode than the first mode, and, hence,
they can be implemented either in islanded or grid connected microgrids [23].
The proposed algorithm is not limited to one topology or control mode from the aforementioned
architectures. However, for the sake of discussion and clarity, the grid-forming scheme is taken as
3
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an example in this paper. Figure 1 shows the grid-forming scheme associated with the proposed
algorithm, as executed in the FPGA, which will be discussed in detail throughout the paper. To this end,
any control scheme ends by generating the power reference to the pulse width modulator. The second
and the important side for the modulator is generating the carrier signal and the switching frequency
that are related to the proposed work. The inputs of the VSF algorithm are the loading measurements
and the measured temperature.
Figure 1. Grid-feeding VSI associated with the proposed VSF algorithm. PWM: pulse width modulation.
3. Estimation of Power Losses in IGBT Power Modules
Basically, the occurrence of power losses in the inverters must be appropriately dissipated to
prevent system malfunction because of overheating. The design of the cooling systems, which take
responsibility for the dissipation of power losses should be optimized to prevent system failure due
to insufficient design or higher costs due to overestimation. The power losses rely on the utilized
modulation scheme, loading conditions and the used semiconductor switch. The behavioral model
alongside loss parameters taken from the device datasheet has been adopted in this paper due to its
simplicity as in [24]. Moreover, in [25,26], the adopted behavioral model provides a good estimate of
the actual losses as can be deduced from their comparative analysis.
Furthermore, the antiparallel diode and IGBT encounter power losses, which include driving
losses and blocking losses. These losses tend to be insignificant and can be ignored [27]; the diode
turn-on losses can be ignored as well [28]. Therefore, significant power losses are usually caused by:
(i) the conduction losses [26,29], (ii) the switching losses (IGBT turn on and off losses), (iii) and the
diode turn-off losses (the reverse recovery losses). A typical inverter module datasheet is comprised
of valuable information regarding switching and conduction losses of its specific IGBT and diode.
The datasheet information will be utilized for the estimation of the significant power losses that occur
in the inverter, which will be further discussed and derived in detail in the subsections that follow.
4
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3.1. Conduction Losses
The on-state voltage of IGBT (VCE) varies with the collector current as depicted from the device
voltage–current (V–I) curves at different junction temperatures (Tj) as shown in Figure 2. Due to
this, it is possible to find the IGBT’s on-state voltage as a function of the collector current. Moreover,
the IGBT’s on-state voltage relies on the on-state resistance (RCE), including the threshold voltage of the
IGBT (VCE0). In Figure 3, RCE is the reciprocal of the slope connecting points 1 and 2 of the linearized
V–I curve while VCE0 is the extrapolation of this curve to the voltage-axis. Meanwhile, the on-state
resistance and the threshold voltage are temperature dependent, and, hence, this dependency should
be considered. This can be achieved by interpolating RCE and VCE0 for a given junction temperature as
in Equations (1) and (2) and Figure 4:
RCE(Tj) = 5.82 × 10−7T2j − 3.07 × 10−5Tj + 2.38 × 10−2, (1)
VCE0(Tj) = −9.10 × 10−6T2j + 22.76 × 10−5Tj + 71.54 × 10−2. (2)
As a result, an approximation of the IGBT on-state voltage can be given as
VCE(t) = VCE0 + RCEic(t), (3)
where ic(t) = ipk sin(ωt) is the phase-current that flows through the entire IGBT while conducting,
ipk(t) is the output phase current peak value and ω is the angular frequency in rad/s.
Figure 2. Infineon IGBT V–I curves for power module (Part number: FP50R06KE3) under different
junction temperatures [30].
Figure 3. Linearization of V–I curves for IGBT.
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Figure 4. Interpolation of RCE and VCE0 for different junction temperatures.
To estimate the average conduction losses of the IGBT for one fundamental phase–current period
(PCQ), the average losses in each switching period (Tsw) are lumped together, and then divided by the
total number of the switching pulses as
PCQ =
1
N ∑n
1
Tsw
nTsw∫
(n−1)Tsw
ic(t)VCE(t)dt, (4)
where N is considered as the total sum of pulses for each fundamental period and n is the switching
pulse index.
In a case whereby fsw is highly relative to the fundamental frequency, which is the typical case for
SPWM inverter, it is possible to assume that the collector current is constant during every Tsw, that is,
ic((n − 1)Tsw) ∼= ic(nTsw). (5)
The IGBT is conducting for DnTsw at the nth switching cycle, where Dn is the duty cycle of the
voltage pulses. Therefore, Equation (4) can be rewritten as
PCQ =
1
N ∑n
1
Tsw
(n−1+Dn)Tsw∫
(n−1)Tsw
ic(t)VCE(t)dt. (6)
Taking Equations (3) and (5) into account, and evaluating the integral in Equation (6) yields
PCQ =
1
N ∑n
1
Tsw
ic(nTsw)[VCE0 + RCEic(nTsw)]DnTsw. (7)
6
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For the summation given in Equation (7), integration can be used to approximate it considering
the assumption of fsw is much higher than the fundamental frequency, and this assumption will be
used throughout this study. Subsequently, the current flows through the IGBT at half period when
its antiparallel diode is not conducting, and the integration is evaluated over half of the fundamental
period (T) as in Equation (8):
PCQ ∼= 1T
T/2∫
0
ic(t)[VCE0 + RCE ic(t)]D(t)dt. (8)
For SPWM modulation, the duty cycle as a function of time can be written as in Equation (9) [24]:
D(t) =
1 + m sin(ωt + θ)
2
, (9)
where θ is considered as the angle difference between the output phase current and output phase
voltage in radian and m is the modulation index. Then, an evaluation of the integral yields:
PCQ =
VCE0 ipk
2π
+
RCEipk2
8
+
(
VCE0ipk
8
+
RCEipk2
3π
)
m cos(θ). (10)
The same procedure used to compute the IGBT conduction losses will be used to compute the
conduction losses of the antiparallel diode as well. A linear approximation of the V–I characteristics of
the diode can be given as
Vf (t) = R f i f (t) + Vf 0, (11)
where Vf 0 is the threshold voltage of the diode and R f is the forward resistance of the diode.
The dependency of Vf 0 and R f on the junction temperature is expressed in Figure 5 and
Equations (12) and (13):
R f (Tj) = −4.16 × 10−8T2j + 5.27 × 10−6Tj + 2.14 × 10−2, (12)
Vf 0(Tj) = −9.22 × 10−6T2j − 39.76 × 10−5Tj + 86.91 × 10−2. (13)
Figure 5. Interpolation of Vf 0 and R f for different junction temperatures.
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The diode is conducting for (1 − Dn)Tsw at the nth switching cycle. Taking this into consideration
and following the same adopted procedure in deriving the conduction losses in the IGBT, the diode
conduction losses can be written as in Equation (14):
PCD =
Vf 0 ipk
2π
+
R f i2pk
8
−
(
Vf 0ipk
8
+
R f i2pk
3π
)
m cos(θ). (14)
3.2. Switching Losses
The turn-on and off energy losses for every Tsw are provided in the device datasheet. Those
are losses that rely substantially on the collector current (ic), the IGBT’s junction temperature (TjQ),
DC-link voltage (Vdc), and turn-on (Rg,on) and turn-off (Rg,o f f ) gate resistances. For all the previous
dependencies to be considered, 3D-curve fitting techniques are used for energy losses to be expressed
based on the parameters above. With the use of the surface fitting, the turn-on and the turn-off energy
losses (Eon and Eo f f ) are expressed in terms of ic and TjQ, as shown in Figure 6 and Equations (15) and
(16). After that, the derived equations must be scaled to include the effect of a specific Rg,on, Rg,o f f and
Vdc as in Equations (17) and (18):
Eon(ic, Tj) = 30.34 × 10−3ic + 75.79 × 10−6i2c + 1.2 × 10−4icTj, (15)
Eo f f (ic, Tj) = 46.92 × 10−3ic − 3.939 × 10−4i2c + 6 × 10−5icTj, (16)
Eon =
Vdc
Vdc,test
Eon(Rg,on)
Eon(Rg,on,test)
Eon(ic,TjQ), (17)
Eo f f =
Vdc
Vdc,test
Eo f f (Rg,o f f )
Eo f f (Rg,o f f ,test)
Eo f f (ic,TjQ) . (18)
Figure 6. Interpolation of Eon and Eo f f for different collector currents and junction temperatures.
The notation ‘test’ represents the value that is utilized in the measurements of the energy losses
test. Based on Equations (17) and (18), the average losses due to switching for every fundamental
period (PswQ) are given as in Equation (19):
PswQ =
1
NT ∑n
(
Eon + Eo f f
)
. (19)
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In Equation (19), Eon and Eo f f are functions of the collector current (ic(t) = ipk sin(ωt)). Based
on estimation, it is assumed that the switching power losses are sinusoidal, while Equations (17) and
(18) define the sine function peak of Eon and Eo f f , respectively, at the peak evaluation of the collector
current. An approximation of the summation in Equation (19) can be given by the integration as in
Equation (20):
PswQ =
1
T
[(
Eon + Eo f f
)
fsw
] T/2∫
0
sin(ωt)dt =
Eon + Eo f f
π
fsw. (20)
3.3. Reverse Recovery Losses
Following the same procedure in Section 3.2 but for the diode, Figure 7 shows the reverse recovery
energy losses as functions of i f and Tj and Equation (21) is the corresponding 3D-curve fitted equation:
Erec(i f , Tj) = 20.64 × 10−3i f − 4.827 × 10−4i2f + 7 × 10−5i f Tj. (21)
As a result, the formulations for the reverse recovery losses are expressed as:
Erec =
Vdc
Vdc,test
Erec(Rg,on)
Erec(Rg,on,test)
Erec(i f , Tj) , (22)
PswD =
Erec
π
fsw. (23)
The total IGBT module power losses can be finally formulated as in Equation (24):
PT = 6
(
PCQ + PCD + PswQ + PswD
)
. (24)
Figure 7. Interpolation of Erec for different diode currents and junction temperatures.
4. Thermal Modeling of the IGBT Power Module
Power losses that occur in a semiconductor switch are the main cause of rise of its junction
temperature; therefore, a thermal model that estimates the junction temperature from the power
losses has to be constructed. Thermal models can be steady-state models such as thermal resistance
networks in which only the steady-state temperatures can be estimated, or dynamic models such as
9
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the well-known Foster and Cauer models that can estimate the transient behavior of the temperature
when it changes from one steady-state point to another [31]. For gird-tied inverters, the time interval
between two consecutive active-power set-points is much larger than the time constant of the thermal
model in general. Since the aim of this study is to develop an algorithm that changes the switching
frequency with the change in the steady-state operating conditions (mainly the active-power) as
will be described later, thermal transients can be ignored. Hence, a steady-state thermal model is
adopted in this study. In steady-state operating conditions, a specific IGBT conducts for a half-cycle,
whereas its anti-parallel diode conducts for the other half, which causes the junction temperature to
increase during the half-cycle of conduction and decrease during the other one; this causes a junction
temperature ripple that the steady-state thermal model cannot estimate. However, for 50–60 Hz
operation, the junction temperature ripple is much smaller than the average value of the junction
temperature; therefore, a steady-state thermal model can be used. To account for the rise of the
instantaneous junction temperature above its average value, the maximum junction temperature that
corresponds to the maximum power dissipation is set to a value lower than the maximum operating
junction temperature defined in the datasheet of the semiconductor device; this practice is a norm
when it comes to the design of cooling systems of semiconductors.
Using the analogy between the electrical and thermal systems, it becomes possible to construct
a thermal network whereby each resistor represents the thermal resistance regarding a particular
material or path, while each current source represents a source of power loss. Moreover,
the temperature difference across a particular material is represented by the voltage difference across
the resistor [32].
The thermal resistance of a material in ◦C/W is defined as its resistance to heat flow across
a temperature gradient. In the datasheet of the IGBT modules, the thermal resistances (Rx) of the major
heat flow paths are provided, the notation ‘x’ can be {j,C,S,A} to denote the junction, case, sink and
ambient, respectively. In addition, the zero-order thermal resistance network [26] of the IGBT module
shown in Figure 8, is adopted in this study. This thermal model matches the fast-computational time
associated with the proposed online variable switching frequency algorithms. The thermal resistance
of the heat sink is denoted as (RSA). Based on Figure 8, the following relations can be deduced:
Ts = 6
(
PQ + PD
)
RSA + Ta, (25)
Tc = 6
(
PQ + PD
)
RCS + Ts, (26)
TjQ = PQ RjCQ + Tc, (27)
TjD = Ploss,D RjCD + Tc, (28)
where Ts is the heat sink temperature, Ta is the ambient temperature, Tc is the case (or base-plates), TjQ is
the IGBT’s junction temperature, and TjD is the diode’s junction temperature. All the temperatures are
in ◦C.
Ta   Ts
TcTjQ
TjD
RSARCS
RjCD6×PD
RjCQ6×PQ
Figure 8. The IGBT power module’s thermal resistance network.
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5. Time Domain Current Ripple Analysis
Figure 9 shows the circuit diagram of the grid connected inverter, which includes an inductor
(L) to represent the grid-inductance in series with a sinusoidal voltage source (vg) for the grid to be
represented. This representation is valid for any inverter that supplies motor loads and/or grids [33].
c
1S ′ 2S ′ 3S ′
2S1S 3S
La
Lb
Lc
vg,ab
vg,bc
vg,ca
a iab
ica
ibc
ia
ib
ic
b
c
dcV
Figure 9. Δ-load connected to VSI.
Before proceeding with the current-ripple analysis based on time domain, the following
assumptions are made:
• The input voltage is ripple-free.
• fsw is relatively higher compared to the fundamental frequency.
• The modulating signals during each Tsw remain constant.
• The impact of dead-time is neglected.
From the circuit diagram of Figure 9, the voltage between phases a and b can be written as
vab = vg,ab + L
diab
dt
, (29)
where vab is the inverter’s output line-line voltage, iab is the phase-current, and vg,ab is the line-line
grid voltage.
As mentioned earlier, the load current consists of the ripple component and the
fundamental-frequency component. Therefore, iab can be written as
iab = iab + îab, (30)
where iab is the load current fundamental component and îab is the load current ripple component.
Substituting Equation (30) in Equation (29), yields Equation (31), and then the load current ripple
component can be expressed as in Equation (32):
vab = vg,ab + L
(
diab
dt
+
îab
dt
)
, (31)
îab =
∫ vab − vg,ab
L
dt. (32)
The term diab/dt doesn’t appear in Equation (32) because of the assumption that the fundamental
component is constant within Tsw. The inductor resistance can be neglected, and since fsw is much
greater compared to the fundamental frequency, the current ripple component is placed under the
assumption of rising and falling in a linear manner around the fundamental value. Using linear
approximation, each segment of the current ripple is given as
îab =
t2 − t1
L
(vt2 − vt1), (33)
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where îab is the current ripple segment over the interval of time (t2 − t1), vt1 is the voltage at time t1
and vt2 is the voltage at time t2.
The ripple component and the output line-line voltage of the load current at Tsw are shown in
Figure 10. The ripple of the load current can be given as
îab = − t − t0L vg,ab; for t0 ≤ t ≤ t1, (34)
îab = −T0L vg,ab +
t − t1
L
(
Vdc − vg,ab
)
; for t1 ≤ t ≤ t3, (35)
îab = − t − t4L vg,ab +
T1 + T2
L
(
Vdc − vg,ab
)
− T0
L
vg,ab; for t3 ≤ t ≤ t4. (36)
( )tf1
( )tf2
( )tf 3
swT
0T 1T 2T 3T 3T 2T 1T 0T
dcV
0 ab
V
abî
0t 1t 2t 3t 4t 5t 6t 8t7t
Carrier
Figure 10. Load current ripple and output line-line voltage during a switching period.
The ripple current mean square value over Tsw (i.e., Î2ab) can be expressed as
Î2ab = 2 fsw
t0+t4∫
t0
î2abdt=
2V2dc fsw
L2
⎧⎨⎩
T0∫
0
t2dt +
T3∫
0
t2dt +
T1+T2∫
0
[
−T0 +
(
Vdc
vg,ab
− 1
)
t
]2
dt
⎫⎬⎭, (37)
Î2ab =
2V2dc fsw
L2
[
T30
3 + T
2
0 (T1 + T2)−
(
Vdc
vg,ab
− 1
)
T0(T1 + T2)
2 +
(
Vdc
vg,ab
− 1
)2 (T1+T2)3
3 +
T33
3
]
. (38)
The time intervals T0, T1, T2 and T3 can be related to Tsw as
T0 =
(
1
4
− 1
4
f1(t)
)
Tsw, (39)
T1 =
(
f1(t)− f1(t)
4
)
Tsw, (40)
T2 =
(
f3(t)− f2(t)
4
)
Tsw, (41)
T3 =
(
1
4
+
1
4
f1(t)
)
Tsw, (42)
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f1(t) = m sin(ωt); f2(t) = m sin
(
ωt +
2π
3
)
; f3(t) = m sin
(
ωt +
4π
3
)
. (43)
Substituting Equation (43) in Equations (40), (41), and (42) yields
Î2ab =
(
Vdc
L fsw
)2 m2
64
sin2
(
2π f t +
π
6
)
×
[
1 −
√
3m sin
(
2π f t +
π
6
)
+
3
4
m2
]
. (44)
To find the current ripple root mean square (rms) value over a fundamental period ( Îh,rms),
Equation (44) is integrated over the fundamental period as in Equation (45):
Îh,rms =
√√√√√ 1
π
5π/6∫
−π/6
Î2ab dωt. (45)
It should be noted that the integration was conducted over the period [−π/6, 5π/6] and the
symmetry justifies integration over a half period. Substituting Equation (44) in Equation (45) gives
Îh,rms =
mVdc
16L fsw
√
2 − 16
√
3
3π
m +
3
2
m2. (46)
If it is a Y-connected load, Equation (46) yields
Îh,rms =
mVdc
16
√
3L fsw
√
2 − 16
√
3
3π
m +
3
2
m2. (47)
The THD in the inductor current THDi is given as
THDi =
Îh,rms
Iab,rms
, (48)
where Iab,rms is the fundamental current’s rms value.
6. The Proposed VSF Algorithm
Generally, the manufacturers of grid-tied inverters specify the PWM switching frequency fsw as
a design value with respect to the rated operating conditions. Increasing fsw reduces the rms value
of the current ripple and therefore the total demand distortion TDD is reduced as well. However,
the value of fsw is limited by the heat dissipation capability of the semiconductor power switches and
their associated cooling system. When the operating point of the inverter is below the rated conditions,
the cooling system appears to be oversized since it is possible to increase the switching frequency and
hence enhance the quality of the output current. Using the aforementioned premise, each operating
condition can be considered as a design problem; however, the switching frequency is the only degree
of freedom that is available in the problem design. Therefore, an algorithm that is able to improve the
output power quality of the grid-tied inverter without changing the physical structure of the system is
significant from an industrial point of view [34].
Increasing fsw will increase the power losses and hence reduce the efficiency. However, the output
power quality is improved. Since increasing or decreasing fsw will improve one feature of the system
and degrade the other, this means that a conflict between two desired objectives is met, which is
a typical multi-objective optimization problem. In such problems, there is no unique optimal solution
but rather a set (maybe infinite) of optimal solutions. The selection of one solution among the set of
solutions is a degree of freedom left to the preference of the designer [35,36].
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To obtain an optimal solution with a reduced computational complexity that is strictly required
for an algorithm that can determine the optimal fsw online (i.e., without heavy offline calculations that
are stored in lookup tables), a weighted-sum objective function is defined as follows:
Min Ψ( fsw) = (1 − w) × TDD ( fsw) + w × Psw( fsw), (49)
where Ψ is the optimization cost function to be minimized. fsw is bounded by the upper and the lower
permissible bounds, fsw,l and fsw,u, respectively. w ∈
[
0 1
]
is the trade-off factor. To this end, since
each individual goal has distinct value, it is advisable to normalize both objectives in order to avoid
misleading solutions as
Ψn = w
Psw,total − Pidealsw,total
Pnadirsw,total − Pidealsw,total
+ (1 − w) TDD − TDD
ideal
TDDnadir − TDDideal , (50)
where Ψn is the normalized cost function, TDDideal is the TDD at fsw,u, TDDnadir is the TDD at fsw,l ,
Pidealsw,total is the least expected switching losses, and P
nadir
sw,total is the highest acceptable switching losses.
Furthermore, the optimal value of fsw ( f
opt
sw ) can be found by equating the first order derivative of
Equation (50) to zero, that is:
dΨn
d fsw
= w
1
fsw,u − fsw,l − (1 − w)
fsw,u fsw,l
fsw,u − fsw,l
1
f 2sw
= 0. (51)
Rearranging Equation (51) yields
f optsw =
√
1 − w
w
fsw,l × fsw,u. (52)
As the operation and the loading conditions are varying, there is a change in the energy losses.
Therefore, fsw,u changes. In other words, for every new condition that emerges, a new optimization
problem is solved. The maximum allowable switching frequency ( fsw,u) can be expressed based on
switching energy losses given in Equation (53). However, fsw,l is restricted by the highest allowable
TDD, which is assumed to be 5%. The minimum allowable switching frequency can be expressed as
in Equation (54):
fsw,u =
π Pnadirsw,total
6(on+Eo f f + Erec)
, (53)
fsw,l =
⎛⎝ mVdc
16
√
3L
√
2 − 16
√
3
3π
m +
3
2
m2
1
IratedL,rms
⎞⎠ 1
0.05
. (54)
Making use of Equations (53) and (54), (52) can be rewritten as
f optsw =
√√√√√ 1
0.05
⎛⎝ mVdc
16
√
3L
√
2 − 16
√
3
3π
m +
3
2
m2
1
IratedL,rms
⎞⎠ ×
√√√√ π Pnadirsw,total
6 (on+Eo f f + Erec)
×
√
1 − w
w
. (55)
The highest permissible losses are limited by the highest allowable TJQ and TJD. This value has to
be evaluated for each new ambient temperature. Based on the thermal layout in Figure 8, the highest
permissible total losses for each diode (PDmax) at a given ambient temperature can be given as in
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Equation (56) and the highest permissible losses for each IGBT (PQmax) can be related to Equation (56)
as shown in Equation (57):
PDmax =
TjD,max − Ta
RJCD + 6
(
RCS + RSA +
RjCD
RjCQ
(RCS + RSA)
) , (56)
PQmax =
RjCD
RjCQ
PDmax. (57)
From Equations (56) and (57), the highest permissible losses (Pnadirsw,total) can be evaluated with
a consideration of just the switching loss aspect as follows:
Pnadirsw,total = 6
(
PDmax
(
1 +
RjCD
RjCQ
)
− PCD − PCQ
)
. (58)
Figure 1 shows the implementation of the proposed algorithm in the FPGA platform.
The operating conditions including the modulation index, the DC-link voltage, and grid current,
and the power factor are used to estimate the conductions losses utilizing Equations (10) and (14)
and the energy switching losses evaluating Equations (17), (18) and (22). From the power and energy
losses’ estimates, the optimal switching frequency is computed from Equation (55). Since the junction
temperatures and power losses are mutually dependent, an iterative solution must be used as in
Figure 11. It should be mentioned that the effect of the ambient temperature is taken into consideration
as feedback from the case temperature, since the IGBT power module includes a thermistor that can be
measured as in Figure 1.
Figure 11. Flowchart of the iterative calculation of junction temperature.
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7. The Experimental Results
Validating the significance of this proposed algorithm requires the setup of an experiment as in
Figure 12. The experimental tests were performed on three-phase IGBT power module (Part Number:
FP50R06KE3) cascaded with passive low pass inductor and capacitor (LC) filter output and supplying
a Y-connected resistive load. Table 1 illustrates the system parameters and Table 2 depicts the optimal
switching frequency at different loading conditions alongside total switching losses, TDD, and case
temperature assuming a weighting factor of 0.6. As is evident, the proposed algorithm varies fsw
to obtain the best balance between the TDD and the switching losses based on inverter’s loading
conditions including the ambient temperature. When this system is at heavy loads, switching losses are
high; therefore, the algorithm reduces fsw, while keeping the TDD below the 5% limit (IEEE standard
519-2014). However, at light loads, the switching losses becomes low; hence, the algorithm increases
the switching frequency for the output current quality to be enhanced.
Figure 12. Experimental test-bed.
Table 1. The three-phase system parameters.
Parameters Values
Ambient temperature (Ta) 20 ◦C
Filter inductance (L) 1.7 mH
Modulation index (m) 1
Filter capacitance (C) 10 μF
Input dc voltage (Vdc) 200 V
Rated output current (IL,rated) 5 A
Heat sink thermal resistance (RSA) 1.5 ◦C/W
Table 2. Algorithm response to load variation.
% of Rated Power fsw (kHz) Psw,total (W) TDD % Tc (◦C)
10 37.5 4.63 1.69 28.08
20 26.5 6.53 2.39 32.08
30 21.7 7.98 2.92 35.47
50 16.9 10.26 3.76 41.51
75 13.8 12.51 4.58 48.53
100 13.0 14.37 4.89 55.41
The measurement of the TDD was carried out by measuring the total harmonic distortion of
the output current (THDi) at certain loading conditions using the harmonic analysis functionality
provided by a Tektronix oscilloscope (Model Number: TPS2024B). According to IEEE-519 TDD is
defined as “the total root-sum-square harmonic current distortion, in percent of the maximum demand load
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current”. The calculated TDD is obtained from THDi, the rms value of load current (irms) and the rms
value of the rated current (iratedrms ) as in Equation (59)
TDD = THDi
irms
iratedrms
. (59)
The measurement of the switching losses is initiated by measuring the steady-state case
temperature at each operating condition by which the total power losses can be estimated. To extract
the switching losses component, the experiment is performed again with fixed switching frequency
while keeping other operating conditions unchanged, and, as a result, the conduction losses are
unchanged as well. Since the switching losses are almost linearly related to the switching frequency,
the switching losses can be deduced.
The following steps describe the experimental procedure in which switching losses are extracted:
(1) Measure the case (base plate) temperature by the solid state temperature sensors (negative
temperature coefficient (NTC) thermistor) RNTC. The temperature characteristic of this thermistor
is shown in Figure 13 and Equation (60):
Tc =
−26.48R2NTC + 346.9RNTC + 211.4
R2NTC + 5.345RNTC + 0.9036
. (60)
(2) From the measured case temperature and based on re-arranging of Equations (24)–(28), the total
power losses is determined by Equation (61)
PT =
Tc − Ta
RSA + RCS
. (61)
(3) Under the same loading conditions, the switching frequency is varied, case temperature is
measured, and losses are calculated.
(4) Based on the calculated power losses, the following set of Equations (62)–(65) can be computed:
PT( fsw1) = PCQ + PCD +
Eon + Eo f f + Erec
π
fsw1, (62)
PT( fsw2) = PCQ + PCD +
Eon + Eo f f + Erec
π
fsw2, (63)
PT( fsw2)− PT( fsw2) =
Eon + Eo f f + Erec
π
( fsw2 − fsw1), (64)
PT =
PT( fsw2)− PT( fsw2)
fsw2 − fsw1 fsw1, (65)
where fsw1 is the switching frequency of interest and fsw2 is the second switching frequency.
Validating how effective the proposed algorithm requires the experimental system to be tested
with a fixed fsw while constantly keeping the TDD at 2.5%. fsw is selected as 25 kHz, which is
approximately the middle point relative to the variable frequency range, with the system being tested
under the same load conditions. Table 3 summarizes the performance of the inverter. Comparing the
results from Tables 3 and 4, there is a reduction of the switching power losses at full load by about
51.6% using the proposed VSF algorithm, while the TDD is below the 5% limit. The decrease in the
switching losses with the use of the proposed VSF algorithm is justified by the fact that the weight of
0.6 automatically leads the algorithm to favor the reduction of the switching power losses. Figure 14
gives the measured efficiency curves, which is for the whole inverter system alongside the fixed and
VSF algorithms. It is obvious that the inverter efficiency is enhanced for a large array of load conditions.
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Table 4 indicates a comparison between the calculated and experimental results. It can be shown that
the power losses and TDD models are highly accurate.
Figure 13. Infineon temperature characteristic of the NTC thermistor [30].
Table 3. Inverter performance fsw = 25 KHz.
% of Rated Power Psw,total (W) Tc (◦C)
10 3.10 25.73
20 6.14 31.49
30 9.18 37.28
50 15.17 48.97
75 22.53 63.76
100 29.73 78.76
Table 4. Comparison between the experimental and calculated results.
% of Rated Power fsw (kHz)
Psw,total (W) TDD %
Cal. Meas. Cal. Meas.
10 37.5 4.63 5.31 1.69 1.83
20 26.6 6.53 6.97 2.39 2.28
30 21.7 7.98 8.33 2.92 3.15
50 16.9 10.26 11.42 3.76 3.92
To further highlight the significance of the proposed algorithm, the California Energy Commission
(CEC) efficiency of the inverter is measured under the fixed and VSF algorithms, the CEC efficiency is
97.3% using the proposed VSF algorithm, and 96.39% with the fixed fsw. Therefore, it can be deduced
from comparing the efficiencies of both algorithms that fsw can be increased without degrading the
efficiency of the inverter.
An interesting property related to the proposed VSF algorithm is the fact that the junction
temperature variation under different load conditions tends to be lower than that one under fixed
fsw. As can be shown in Figure 15, the case temperature rate of change with the VSF algorithm is
less than that of the fixed fsw. This property holds even if more weight is given to the TDD. In other
words, regardless of the selected weighting factor, the temperature profile when using the proposed
algorithm will always have a slope that is under the one when using the fixed switching frequency.
The importance of this property comes from the fact that the lifetime of the inverter is inversely
proportional to the junction temperature difference [37–39].
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Figure 14. Measured efficiency curves.
Figure 15. Calculated output case temperature variation with fixed and the proposed VSF PWM.
8. Conclusions
This study achieves the development of an online adaptive switching algorithm. In this algorithm,
fsw tends to be varied online according to the loading conditions and the ambient temperature.
Depending on the models developed in Sections 2 and 3, fsw was expressed based on the operating
conditions, and an optimization issue was created using the multi-objective optimization theory. It was
shown that the algorithm increases over all the inverter’s efficiency from 96.39% to 97.3% at full load
without degrading the output power quality. The inverter’s lifetime can be increased because of the
limited case temperature rate of change as well. The implementation of the developed algorithm
is straightforward and the optimization can be performed online without complex computations,
by which the intensive offline calculations and lookup tables are totally avoided.
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Abstract: In this paper, a reduced switch AC-DC-AC converter is used as a distribution static
compensator (DSTATCOM) and induction motor drive. The AC-DC-AC nine switch converter (NSC)
is a reduced switch topology of conventional 12-switch back to back converter. With a 25% reduced
switch count, NSC has lower losses when operated at constant frequency mode compared to twelve
switch converter (TSC). The idea is to operate NSC input terminal as an active front-end rectifier to
mimic synchronous generator (SG) operation. The induction motor is connected at the output of the
NSC for irrigation application where no speed regulation is required. In distribution generation (DG),
a large capacitor bank is used to deliver required reactive power. This may lead to over-voltage at the
point of common coupling (PCC) when the load is turned off. To manage reactive power transfer
at PCC, a control scheme is developed for NSC such that it can absorb or deliver reactive power with
induction motor drive. Similar to SG, V-curve and inverted V-curve is plotted. The simulation and
hardware results prove the feasibility of the proposed system.
Keywords: nine switch converter; synchronous generator; digital signal controller; static compensator,
distribution generation
1. Introduction
DG system recently getting more popular concerning gradual depletion of conventional sources.
Several government policies such as subsidized solar panels and incentives on interest rebate of the
windmill encourage more generation of solar and wind energy. With the increase in the connection
of these renewable energy sources to the grid give rise to power quality issues [1–3]. It is necessary
to maintain the acceptable voltage range at PCC with the varying load conditions. To keep bus
voltage healthy, it is necessary to control reactive power transfer at loading and low load condition.
At loading condition, sufficient reactive power must be available to avoid voltage dip at PCC.
In addition, under low load condition, reactive power must be controlled to circumvent unacceptable
voltage rise. To regulate reactive power transfer a FACTS device D-STATCOM has been utilized [4–7].
In this paper, in view of controlling reactive power transfer, the D-STATCOM is integrated with
induction motor drive using nine switch AC-DC-AC converter. The NSC is recently introduced reduced
switch topology of conventional twelve switch converter (TSC) [8–16]. Various AC-AC topologies are
available in the literature. In matrix converter, to increase lifespan of converter the common DC-link is
eliminated at the cost of an increase in the number of active switches. It requires 18 active switches for
AC-AC conversion. Thus; switch associated losses and complexity increases [17]. The effort is taken to
reduce the switch count of matrix converter known as sparse matrix converter. However, with reduced
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switch count in sparse matrix converter, power flow become unidirectional [18,19]. Retaining common
DC-link capacitor, another reduced switch topology found in [20], known as the B8 converter. It is
the combination of two B4 converter which is connected back to back. In the B4 converter, four active
switches form two phase legs while for third phase two split capacitors midpoint is used. The drawback
of this arrangement is balancing two split capacitor voltage with large DC-link voltage variation [21].
The conventional AC-DC-AC converter for induction motor drive is made up of diode bridge
rectifier followed by six active switches inverter. The disadvantage of this topology is that the
input grid current is non-sinusoidal and has poor power factor operation. To improve quality of
input current, the diode bridge rectifier is further replaced by active six switches converter known as
back to back converter. It requires twelve active switches for AC-DC-AC conversion. In the proposed
AC-DC-AC induction motor drive, only nine active switches are required which gives sinusoidal
input current with desired power factor. The NSC turns out to be a better alternative for AC-DC-AC
with reduced switch count. Many applications of NSC are found in literature because of its two
three-phase terminal connection. It is used in an uninterrupted power supply (UPS) [13]. It is used to
interface solar panels, battery, and ultra-capacitor output to the grid for DG system [14]. A compact
battery charging system for an electric vehicle with the six-phase motor drive is reported in [11,12].
Depending on the terminal connection of NSC, it can be operated as DC-AC-AC, AC-DC-DC,
and AC-DC-AC. Of course, with the reduce switch count, there are some operating constraints of
the NSC. Application criteria of the NSC reported in [15,16] clearly mentioned that the NSC when
operated as AC-DC-AC with different frequency operation is not recommended as it requires double
DC-link voltage when compared to TSC operation. It also states that, when NSC is operated in common
AC-DC-AC frequency mode then along with reduced switch count, losses in the NSC are lesser when
compared to TSC.
Considering the advantages of the NSC operated in common AC-DC-AC frequency mode,
in the proposed system the three-phase induction motor is connected at the output which will run at
constant speed. For irrigation application, a centrifugal pump is connected to the induction motor.
In this application, there is no requirement of controlling speed. As induction motor is operated at
lagging power factor, a control scheme is developed such that the NSC with induction motor can be
operated as lagging, unity, and leading power factor. Operating the NSC at leading power factor can
deliver reactive power to PCC. The NSC, when operated as lagging power factor, can absorb reactive
power from PCC of the grid. The idea is to operate the NSC to mimic synchronous generator at the
input side and induction motor drive for irrigation application at the output side.
This paper is organized as follows, Section 2 gives system description and operation of NSC.
The generation of the gate signal and operating constraint is explained in Section 3. The control logic
of the proposed system is given in Section 4. Simulation and experimental results are presented in
Sections 5 and 6 respectively. Finally, the conclusion is drawn in Section 7.
2. System Description and Operation of NSC
Figure 1 shows the overall single-line diagram of the three-phase power system connection.
The NSC is connected at PCC with interfacing source inductance (Ls). Along with the NSC, a different
rating of reactive loads are also connected at the PCC. The Vs is the grid phase voltage at PCC.
The is, il, and ia are the source, reactive load, and NSC currents respectively. The aim is to maintain
the unity power factor at PCC such that no reactive power exchange at the PCC. To achieve this,
the NSC is controlled so that, when the inductive load is connected, NSC will deliver reactive power
and when the capacitive load is connected, NSC will absorb reactive power. Figure 2 shows phasor
representation of the operation of the NSC. In Figure 2a, at PCC along with the NSC, an inductive
load is connected. Thus NSC is operated at leading power factor (ia leads Vs) such that Vs is in phase
with is. Similarly when the capacitive load is connected at the PCC, the NSC is operated at lagging
power factor (ia lags Vs) resulting in-phase operation of Vs and is. As shown in Figure 1, a different
rating of reactive load is connected at PCC to test the operation of NSC as DSTATCOM.
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Figure 1. Single-line diagram of three-phase power system connection.
(a) NSC operated at leading
power factor
(b) NSC operated at lagging
power factor
Figure 2. Phasor representation of operation of NSC. (a) NSC operated at leading power factor; (b) NSC
operated at lagging power factor.
Figure 3 shows the arrangement of NSC operated as DSTATCOM and induction motor drive.
The terminal a, b, and c are the input points and the terminals x, y, and z are the output points of
the NSC. For simplicity it is assumed that upper six switches (S1, S2, S4, S5, S7, S8) act as a DSTATCOM
and lower six switches (S2, S3, S5, S6, S8, S9) act as a inverter to drive induction motor which is
coupled to the centrifugal pump. The Vcom and Vinv are the input and output terminal voltage of
the NSC. The Vcom is the function of DC-link voltage (Vd). The reactive power transfer depends on
the difference between a magnitude of Vs and Vcom. The voltage Vs is constant, thus by varying Vcom,
reactive power transfer can be altered. As Vcom is a function of Vd, to charge DC-link capacitor
(Cd) active power from PCC to NSC is transferred by varying power angle ‘δ’ between Vs and Vcom.
As the input terminal of the NSC is operated as active front end converter, to synchronize NSC at
PCC, instantaneous angle ‘θ’ of the PCC voltage is tracked. To measure this angle ‘θ’, three-phase
voltage is sensed by using voltage sensor. Synchronous reference frame phase lock loop (SRF-PLL) is
implemented in the logic controller to extract angle ‘θ’ [22]. In practical, to interface voltage sensor
signal and logic controller, signal conditioning circuit is required. Along with sensing voltage, a current
sensor is required to calculate the active and reactive power of the converter. Another voltage sensor
is required to measure DC-link capacitor voltage. As Vinv is the output of the NSC, which is the
function of DC-link voltage. To keep Vinv magnitude constant, the modulation index of an inverter is
changed according to the variation in DC-link voltage. To get desired gate pulses of the NSC, logic is
developed in a logic controller. The controller ePWM (enhance pulse width modulation) pulses of the
controller are processed by buffer circuit, an isolation circuit, and gate driver circuit to operated active
power switches.
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Figure 3. Arrangement of NSC operated as DSTATCOM and induction motor drive.
3. Generation of Gate Signal and Operating Constraints of the NSC
The AC-DC-AC NSC is operated as rectifier and inverter simultaneously. For rectifier and
inverter operation two modulating references, Refrec and Refinv respectively is compared with a single
carrier signal (Vc). For front-end rectification operation, Refrec must be synchronized to the PCC.
Thus; SRF-PLL is implemented to track instantaneous angle ‘θ’ of the grid. Also, to control active
power transfer between PCC and NSC, the reference Refrec is shifted by an angle ‘δ’ with respect
to the PCC voltage. Figure 4 shows the PCC voltage and phase shifted references by an angle ‘δ’.
The Three-phase modulating references of the NSC are given by-
Re f rec_a = mrsin(θ + δ) + Vdc_offset
Re f rec_b = mrsin(θ − 120◦ + δ) + Vdc_offset
Re f rec_c = mrsin(θ + 120◦ + δ) + Vdc_offset
Re f inv_x = misin(θ + δ)− Vdc_offset
Re f inv_y = misin(θ − 120◦ + δ)− Vdc_offset
Re f inv_z = misin(θ + 120◦ + δ)− Vdc_offset
(1)
where mr and mi are the modulation indices of Refrec and Refinv. The angle ’θ’ is an instantaneous
angle of the PCC voltage tracked by SRF-PLL. The angle ’δ’ is a phase shift angle. To understand the
generation of the gate signal of the NSC, one leg of the NSC is considered. There are eight possible
switching states. Table 1 shows switching states and associated pole voltages. Among that eight
switching states only three valid states are possible for the operation of the NSC. From Table 1, it is
observed that pole voltage VaN is always greater than or equal to VxN. Hence; modulating reference
Refrec is always kept above Refinv. Thus; to achieve switching constraint a small DC-offset is added
and subtracted from Refrec and Refinv. The switching constraint is applied to avoid short circuit of
a DC-link capacitor or open circuit condition of the inductive load. Figure 5 shows the generation
of gate pulses and pole voltage. When Refrec is greater than the Vc, gate signal for S1 is generated.
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When Refinv is lower than the Vc, gate signal for S3 is generated. Applying XOR logic to the gate signal
of S1 and S3, gate signal for S2 is obtained.
Figure 4. PCC voltage and phase shifted references by an angle ‘δ’.
Figure 5. Generation of gate pulses.
Table 1. Switching states.
Switching States (SS) S1 S2 S3 VaN VxN
Valid states
1 1 1 0 Vd Vd
2 1 0 1 Vd 0
3 0 1 1 0 0
Forbidden states
4 1 1 1 0 0
5 0 0 0 0 0
6 1 0 0 Vd 0
7 0 1 0 0 0
8 0 0 1 0 0
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4. Control Logic of the Proposed System
To control NSC, sinusoidal pulse width modulation technique is incorporated. A common DC-link
is shared for both the rectifier and inverter operation. The rectifier input and inverter output voltage is
a function of DC-link voltage and it is given by
Vcom = Re frec Vd/2 (2)
Vinv = Re finv Vd/2 (3)
In the proposed system, NSC is connected to PCC with the source inductance. Figure 6 shows the
single line diagram of the connection of the NSC to PCC with Ls which have its internal resistance Rs.
The PCC voltage Vs  0 is a reference voltage while Vcom  δ is a variable voltage as it depends on the
dc-link voltage of the NSC. The reactive power flow depends on the voltage magnitude of |Vs| and
|Vcom| and the active power flow depends on power angle between Vs and Vcom. From Figure 6,
rectifier input voltage Vcom is given by
Vcom = Vs − (Rs + jXs)ia (4)
Figure 6. Single line diagram of the connection of the NSC to PCC.
Resolving ia in d-q plane,
ia = i∗ad + ji
∗
aq (5)
where iad-active component, iaq-reactive component. By controlling iad and iaq current component of
the NSC active and reactive power flow of the NSC is controlled. From (5) and (4)
Vcom = (Vs − Rsi∗ad + Xsi∗aq)− j(Rsi∗aq + Xsi∗ad) (6)
The magnitude and angle of Vcom is given by
Vcom = |Vcom| δ (7)
where
|Vcom| =
√
(Vs − Rsi∗ad + Xsi∗aq)2 + (Rsi∗aq + Xsi∗ad)2 (8)
 δ = tan−1
(Rsi∗aq + Xsi∗ad)
(Vs − Rsi∗ad + Xsi∗aq)
(9)
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To calculate i*aq current reference, reactive power of the PCC is continuously monitored.
In addition, to calculate i*ad reference output power of the NSC is measured. The active and reactive
power in d-q reference is given by
P(t) =
3
2
[Vd(t)id(t) + Vq(t)iq(t)] (10)
Q(t) =
3
2
[−Vd(t)iq(t) + Vq(t)id(t)] (11)
Aligning the d-axis of the input and out voltage of the NSC with the d-axis of the synchronous
reference frame.
For input side of the NSC
Vd = Vcomd (12)
For output side of the NSC
Vd = Vinvd (13)
As the q-axis is orthogonal to the reference axis
Vq = 0 (14)
By using Equations (10)–(14), active power of NSC input and output is given by
Pin =
3
2
[Vcomd iad] (15)
Bu using Equations (6), (10), and (11), real power at the inverter output side is given by:
Pout =
3
2
[Vinvd iLd] (16)
where iLd is a d-axis component of the load current. Assuming NSC to be lossless converter and
applying power balance criteria,
Pin = Pout (17)
3
2
[Vcom iad] =
3
2
[Vinvd iLd] (18)
As the same dc-link is shared by the rectifier and inverter, Vcomd and Vinvd is given by:
Vcomd = Re frec Vd/2 (19)
Vinvd = Re finv Vd/2 (20)
The mr and mi are the only variable in Refrec and Refinv, Thus; by using Equations (18)–(20)
iad = [
mi
mr
]iLd (21)
Equation (21), gives relation between source current and load current in terms of modulation
index of rectifier and inverter reference. The iLd is active component of the load current. Thus;
iad = [
mi
mr
]iL cosφo (22)
where φo is load phase angle. The iLcosφo is calculated from measured output power. Thus; i*ad reference
is generated. To calculate i*aq, reactive current component (issinφ) of the PCC current is measured.
The aim is to maintain zero reactive power at PCC. Thus, the issinφ is compared with zero reference so
as get desired i*aq. Figure 7 shows the proposed control diagram. The calculated i*ad and i*aq is fed to
the phase shift generator block which generates desired phase shift to control active power or to charge
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DC-link capacitor at desired voltage level. The extracted PLL angle θ and angle δ is used to generate
desired gate pulses for the operation of NSC.
Figure 7. Control scheme.
5. Simulation Result
The MATLAB simulation is carried out considering different load conditions at PCC. The simulation
parameters are given in Table 2. To maintain unity power factor operation at PCC, the reference current
i*qREF is kept as 0. Referring to Figure 1, to test the dynamic performance of the proposed control technique
different reactive loads are connected for different time duration. The time duration of different load
connection is given in Table 2. The switching frequency (Fsw) of the NSC is 9 kHz. The modulation index of
a rectifier is kept constant at 0.8, whereas modulation index of an inverter is varying to keep Vinv constant.
To satisfy switching constraint a small dc-offset of 0.1 pu is added only in rectifier references. The NSC
input and output line voltages are shown in Figure 8.
Table 2. Simulation parameter.
Vs 3-Phase, 400 V, 50 Hz
Induction Motor 5.4 hp, 4 pole, 400 V, 50 Hz
Ls, Rs, mr, Fsw 10 mH, 1.63 Ω, 0.8, 9 kHz
Load at PCC parallel to NSC drive
1-R-L 25 Ω, 0.1 H [0–1 s]
2-R-L 25 Ω, 0.3 H [1–2 s]
No-load [2–3 s]
3-R-C 25 Ω, 30 μF [3–4 s]
4-R-C 25 Ω, 60 μF [4–5 s]
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Figure 8. NSC input and output line voltages: Vab, Vxy (500 V/div, 10 ms/div).
Figure 9 shows the exchange of the three-phase reactive power transfer under varying load conditions.
During 0–1 s, 3100 VAR reactive power (Qload) is absorbed by the R-L load. Thus; to maintain zero reactive
power (Qref) transfer at PCC, NSC delivers −3100 VAR (QNSC) so that actual reactive power (Qact) is equals
to Qref. Similarly, during 1–2 s, 1550 VAR is absorbed by an R-L load, thus NSC provided −1550 VAR to the
PCC. During 2–3 s, no load is connected parallel to the NSC, thus there is no exchange of reactive power at
PCC. During 3–4 s, an R-C load is connected which delivers −1400 VAR reactive power, thus NSC absorbs
1400 VAR from PCC. Similarly, for 4–5 s, R-C load delivers −2450 VAR, thus NSC absorbs 2450 VAR from
PCC to maintain zero reactive power at PCC.
Figure 9. Exchange of three-phase reactive power at PCC: Q (2000 VAR/div, 0.5 s/div).
Figures 10 and 11 show the effect of varying load conditions on the NSC phase current (ia)
and power factor of the NSC respectively. Figure 10a shows, during 0–1 s the NSC is operated at
0.8 leading power factor (ia leads Vs). After the change in load, NSC changed its operation to 0.93
leading power factor. When there is no load connected parallel to the NSC at 2 s, the NSC switched
its operation from 0.93 lead to 0.999 unity power factor (ia in-phase to Vs) as shown in Figure 10b.
Figure 10c shows at 3 s when an R-C load is connected at PCC, the NSC is operated at 0.95 lagging
power factor (ia lags Vs). At 4 s when an R-C load is changed, the NSC shifted its operation from 0.95
lagging power factor to 0.86 lagging power factor as shown in Figure 10d.
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(a)
(b) (c)
(d)
Figure 10. Phase voltage and NSC phase current under various load conditions: Vs, 15 * ia (200 V/div,
200 A/div, 50 ms/div).
Figure 11. NSC operated at different power factor: (0.2 pu/div, 0.5 s/div).
Figures 12 and 13 show a change in DC-link capacitor voltage and the angle δ respectively.
As earlier discussed, the reactive power transfer from NSC to PCC depends on voltage magnitude of
Vs and Vcom. As Vcom depends on DC-link voltage, with the changed in DC-link voltage Vcom varies and
thus reactive power transfer varies. In a simulation, at first, NSC delivered reactive power thus at that
instant required DC-link is more. With the change in load, NSC changed its operation from delivering
to absorbing reacting power. Thus, according to a required magnitude of Vcom, DC-link voltage is
varied as shown in Figure 12. To charge or discharge the DC-link capacitor the angle δ is varied as
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per desired DC-link voltage requirement and finally, it settled down. As a common DC-link is shared
for rectifier and inverter function of the NSC, with the change in DC-link voltage Vinv also changes.
To maintain Vinv constant, mi is varied to keep NSC output voltage constant. Figure 14 show change in
modulation index of the inverter. Figures 15 and 16 show induction motor three-phase current and
speed under dynamic load variations at PCC.
Figure 12. DC-Link capacitor voltage: ( 200 V/div, 0.5 s/div).
Figure 13. Change in angle delta (δ): (2 deg/div, 0.5 s/div).
Figure 14. Change in modulation index of inverter: mi (0.1 pu/div, 0.5 s/div).
Figure 15. Three-phase induction motor current: iL (10 A/div, 0.5 s/div).
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Figure 16. Induction motor speed: (500 RPM/div, 0.5 s/div).
The simulation results are summarized in Table 3. It is observed that the input rectifier operation
of the NSC mimics the operating principle of the synchronous generator. The synchronous generator
delivers reactive power when its field is over-excited and absorbs reactive power when its field
is under-excited. The V-curve and inverted V-curve is obtained by varying field excitation of the
synchronous motor. A Similar phenomenon is observed in case of the NSC. By controlling DC-link
voltage of the NSC reactive power transfer can be controlled. From simulation results shown in Table 3,
V-curve and inverted V-curve is plotted in Figure 17.
Table 3. Simulation results.
[Vs = 230 V/phase, mr = 0.8]
ia(A) cosφa
Vab1 (V) Vd (V) QNSC (VAR)
Vxy1 (V) iL (A)
% THD % THD % THD % THD
1© 0–1 s 7.8 0.8 424.2 854 −3100 400 7.84.5% lead 32.10% 32.24% 4.9
2© 1–2 s 6.72 0.93 412.3 830 −1550 400 7.84.9% lead 32.16% 32.24% 4.8
No-load 2–3 s 6.318 0.999 400 805 0 400 7.84.93% unity 32.16% 31.91% 3.8
3© 3–4 s 6.67 0.95 388.9 783 1420 400 7.84.58% lag 32.01% 31.7% 4.0
4© 4–5 s 7.32 0.86 380.7 767 2450 400 7.84.36% lag 31.97% 31.56% 4.89
(a) (b)
Figure 17. V-curve and inverted V-curve of the NSC.
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6. Experimental Setup and Result
The experimental setup of the NSC with induction motor connected to the source through the
source inductance is shown in Figure 18. The experimental parameters are given in Table 4. The Hioki
3197 power quality analyzer is used to measure various system parameters. The source voltage is
kept constant at 110 V. Three LV20-P voltage sensors are used to measure source voltage to track
instantaneous source angle (θ) for the rectifier operation of the NSC. The NSC input (Vab) and output
(Vxy) line voltages are shown in Figure 19.
Table 4. Parameter of Experimental Setup.
Item Specification
AC Source 0–110 V
Source Inductance 10 mH
IGBT KGT25N120NDH
Gate driver IC MIC4425
DSP dsPIC33EP512MU810
Software MPLAB X IDE v2.10
Sensors LV-20P, LA-25P
Induction Motor 1 hp, 4 Pole,110 V, 50 Hz
Figure 18. Experimental setup.
Figure 19. NSC input and output voltages: Vab, Vxy (200 V/div, 5 ms/div).
To demonstrate reactive power transfer between source and NSC, i*qREF reference is varied.
The operation of NSC is tested for different power factor conditions.
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6.1. NSC Operated at Unity Power Factor Condition
To operate NSC with induction motor drive at unity power factor, reference i*qREF is kept as 0 pu.
The phase angle between Vs and ia is 4.5◦ as shown in Figure 20a. Ideally, as i*qREF is 0, the angle
between Vs and ia must be equal to zero. However, due to the presence of harmonics in the system,
a small reactive power is consumed by the harmonics present in pulsating nature of the input and
output voltages. Figure 20b shows various parameters of the system. It is observed that a small reactive
power of 16 VAR is absorbed by the NSC. The power factor is almost unity i.e., 0.974 PF. Figure 20c
shows the phase voltage and phase current are in phase. The DC-link voltage is 380 V. The NSC phase
current is 0.64 A.
Figure 20. Unity power factor operation of the NSC i*qREF = 0 pu: Vd, Vs, ia ( 100 V/div, 100 V/div,
2 A/div, 10 ms/div).
6.2. NSC Operated at Lagging Power Factor Condition
The lagging power factor operation of the NSC is tested for two conditions; i*qREF = 0.7 pu,
and i*qREF = 0.3 pu. As shown in Figure 21a, when i*qREF is 0.7 pu, 81 VAR reactive power is absorb by
the NSC. The phase angle between Vs and ia is 43.4◦ (lag) i.e., 0.701 PF. The amplitude of phase current
ia increased to 1.05 A as compared to the unity power factor operation. The DC-link voltage is droped
to 369 V. As shown in Figure 22b, when i*qREF is 0.3 pu, 33 VAR reactive power is absorb by the NSC.
The phase angle between Vs and ia is 22.2◦ lag i.e., 0.896 PF. The amplitude of ia and DC-link voltage is
0.70 A and 371 V respectively.
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(a) i*qREF = 0.7 pu (b) i*qREF = 0.3 pu
Figure 21. Lagging power factor operation of the NSC: Vd, Vs, ia (100 V/div, 100 V/div, 2 A/div,
10 ms/div).
(a) i*qREF = −0.4 pu (b) i*qREF = −0.6 pu
Figure 22. Leading power factor operation of the NSC: Vd, Vs, ia (100 V/div, 100 V/div, 2 A/div,
10 ms/div).
6.3. NSC Operated at Leading Power Factor Condition
The leading power factor operation of the NSC is also tested for two conditions; i*qREF= −0.4 pu,
and i*qREF= −0.6 pu. As shown in Figure 22a, when i*qREF is −0.4 pu, 44 VAR reactive power is
delivered by the NSC. The phase angle between Vs and ia is 29.6◦ (lead) i.e., 0.857 PF. The amplitude of
phase current ia increased to 0.88 A as compared to the unity power factor operation. The DC-link
voltage is increases to 401 V. As shown in Figure 22b, when i*qREF is 0.6 pu, 65 VAR reactive power is
delivered by the NSC. The phase angle between Vs and ia is 40.6◦ (lead) i.e., 0.751 PF. The amplitude of
ia and DC-link voltage is 0.88 A and 408 V respectively.
The positive reactive power shown in Figure 21 states that reactive is absorb by the NSC.
The negative reactive power shown in Figure 22 states that the reactive power is delivered by NSC.
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Thus, the NSC with induction motor drive can be operated to absorb or to deliver reactive power to
the connected source. Figure 23 show induction motor phase current on half load. The V-curve and
inverter V-curve is plotted from experimental results is shown in Figure 24.
Figure 23. Induction motor current: iL (1 A/div, 10 ms/div).
(a) (b)
Figure 24. Experimental V-curve and inverted V-curve of the NSC.
Comparing V-curve of simulation and experimental showed in Figures 17a and 24a, it is observed
that the amplitude of the NSC phase current (ia) is minimum near unity power factor. The amplitude
of ia increased as the power factor lowered on both the lagging as well as leading side. Referring to
Figure 6, the power factor at the PCC depends on the voltage magnitude of Vs and Vcom. The PCC
voltage Vs is constant and the magnitude of the Vcom is directly depends on DC-link voltage (Vd) as
per (2). Thus; controlling Vd, power factor at the PCC is controlled. Comparing inverted V-curve of
simulation and experimental results showed in Figures 17b and 24b, as the DC-link voltage increases
power factor shifted from lagging to leading. Ideally, when the magnitude of the Vs and Vcom is equal,
the power factor at PCC must become zero. However, practically, there is a small voltage drop across
the internal resistance of the source inductance. This drop varies with the amplitude of the current
flowing through it. Thus; for different loading conditions, values of V-curve and inverter V-curve are
different but nature of curve remain same. In experimental results switching and conduction losses
are present whereas in simulation switches are ideal. Thus, there is a slight difference in the shape of
V-curve and inverter V-curve of the NSC for simulation and experimental results.
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7. Conclusions
In this paper, the compact AC-DC-AC NSC is used as DSTATCOM and induction motor drive
application. The switch count is reduced by 25% as compared to the conventional TSC. The control
scheme is developed to operate NSC so as to mimic the operation of SG. The NSC can absorb or
deliver reactive power at the PCC with induction motor drive. The NSC with induction motor drive is
operated at desired power factor of the PCC. To verify simulation results, an experimental prototype
is developed in the laboratory. The V-curve and inverted V-curve is obtained from simulation and
experimental results are found similar in nature. Due to the presence of internal resistance of the
source inductance and the switching losses in the experimental results, there is a slight difference in the
shape of V-curve and inverted V- curve of the simulation and experimental results. The experimental
results proved the practicability of the proposed control scheme to operate NSC as DSTATCOM and
induction motor drive.
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Abbreviations
The following abbreviations and symbols are used in this manuscript:
DG Distribution generation
NSC Nine switch converter
DSTATCOM Distribution static compensator
TSC Twelve switch converter
SG Synchronous generator
PCC Point of common coupling
FACTS Flexible Alternating Current Transmission System
Vs Phase voltage of grid
is Phase current of grid
i1 Phase current of reactive load connected across NSC
ia Phase current of NSC
Vcom NSC input phase voltage
Vinv NSC output phase voltage
iL NSC output phase current
φa Angle between Vs and ia
φ1 Angle between Vs and i1
φ0 Angle between Vinv and iL
Vd DC-link voltage
θ Instantaneous angle of the grid
δ Power angle between Vs and Vcom
Refrec Modulation references for rectifier operation
Refinv Modulation reference for inverter operation
Vc Carrier reference
mr Modulation index of Refrec and Refinv respectively
Ls Source inductance
Rs Internal resistance of the source inductor
a,b,c Input terminals of the NSC
x,y,z Output terminals of NSC
N Common point of negative dc-link voltage
VaN Pole voltage between terminal a and N
VxN Pole voltage between terminal x and N
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Id* Generated active current reference
Qrec Reactive power at PCC
QNSC Reactive power of NSC
Qload Reactive power of other load connected across NSC
Qref Desired reactive power at PCC
Vab1 Fundamental component of the NSC input line voltage
Vxy1 Fundamental component of NSC output line voltage
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Abstract: This paper is devoted to an otablen-line application of the selective harmonic elimination
method (SHEM) to three-phase, two-level, grid-connected voltage source converters (VSCs) by
particle swarm optimization (PSO). In such systems, active power can be controlled by the phase
shift angle, and reactive power by the modulation index, against variations in the direct current
(DC) link voltage. Some selected, low-odd-order harmonic components in the line-to-neutral output
voltage waveforms are eliminated by calculating the SHEM angle set continuously through the
developed PSO algorithm on field-programmable gate array (FPGA)-based computing hardware as
the modulation index is varied. The use of powerful computing hardware permits the elimination of
all harmonics up to 50th. The cost function of the developed PSO algorithm is formulated by using
an optimum number of particles to obtain a global optimum solution with a small fitness value in
each half-cycle of the grid voltage and then updating the SHEM angle set at the beginning of the next
full-cycle. Since the convergence of the solution to a global minimum point depends upon the use
of correct initial values especially for a large number of SHEM angles, a generalized initialization
procedure is also described in the paper. Theoretical results are verified initially using hardware
co-simulation. They are also tested using a small scale photovoltaic (PV) supply prototype developed
specifically for this purpose. It is demonstrated that the 5th, 7th, 11th, 13th, 17th, and 19th sidekick
harmonics are eliminated by on-line calculation of seven SHEM angles through the developed PSO
algorithm on a moderately powerful XEM6010-LX150, USB-2.0-integrated FPGA module. All control
and protection actions and the calculation of SHEM angles are achieved by a single FPGA chip and
its peripherals within the FPGA board.
Keywords: field-programmable gate array; particle swarm optimization; selective harmonic
elimination method; voltage source converter
1. Introduction
Various modulation schemes have been employed in inverter circuits, such as space vector
modulation (SVM), pulse width modulation (PWM), and the selective harmonic elimination method
(SHEM). The main feature of the SVM scheme is the fast dynamic response obtained, whereas the
SHEM has superior harmonic performance for a given switching frequency. The performance of the
best PWM modulation techniques is somewhere between the SVM and SHEM [1]. On-line application
of SHEM to voltage source converters (VSCs) for the elimination of low-order output voltage harmonics,
however, has not been reported yet in the literature due to the computational overhead of the digital
implementation on processors.
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In grid-connected VSCs of either two-level or multilevel types, the SHEM angles can be
determined by solving a set of nonlinear algebraic equations. The resulting mathematical model
contains sinusoidal terms and the number of equations in the model is equal to the number of
switching angles. Two main groups of techniques have been presented in the literature to solve
these nonlinear equations. Iterative methods, such as the Newton–Raphson method [2,3] and the
homotopy algorithm [4–7], are given in the first group. Some other iterative numerical techniques
have been proposed in [8–11], and the Walsh-function-based analytical technique has been adopted
in [12]. In [13,14], to find the solutions for all modulation indices, theories of resultants and symmetric
polynomials have been employed, which are then used to solve the polynomial equations obtained
from transcendental equations. It has been shown in [13] that such SHEM equations do not have a
solution set for some unfeasible modulation index values of the inverter.
In the second group, SHEM is considered as an optimization problem, which is investigated
through evolutionary search algorithms. Evolutionary search algorithms have been used to solve
various industrial problems in recent years. Easier solutions can be found to these problems by this
way as compared to the analytical methods, and in some cases, they constitute the unique way to find
a feasible solution [15]. The global optimum solution can be found by these algorithms for complete
elimination of certain harmonics or optimum switching angles can be offered in cases where a feasible
solution cannot be found. Some major evolutionary search algorithms which have been applied can be
cited as the genetic algorithm (GA) [16–18], particle swarm optimization (PSO) [2,19,20], ant colony
optimization [21], the bee algorithm [22], and the bacterial foraging algorithm [23].
Until now, SHEM has been applied off-line in industry applications of grid-connected converters
by using lookup tables (LUTs). Among these, distribution-type, two-level static synchronous
compensator (STATCOM) systems based on a current source converter (CSC) with a variable direct
current (DC) link current are reported in [24–26], two-level voltage source converter (VSC)-based
distribution-type STATCOM systems with variable DC link voltages in [27], and a transmission-type
cascaded multilevel converter-based STATCOM system with constant DC link voltage in [28,29]. On
the other hand, VSCs with variable DC link voltages are widely used in photovoltaic (PV) and traction
applications, in which the modulation index value for the VSC changes in a wide range as the DC link
voltage varies. In such applications, the off-line SHEM using LUTs for determination of switching
angle sets is disadvantageous primarily due to the stepwise control of the modulation index value
resulting in minimization of selected harmonics instead of their elimination, and secondarily due to
the infeasible region of the solution space [30] and the need for a large LUT storage area [31].
To solve these problems, researchers have searched for an effective way to apply SHEM on-line
in order to allow for continuous control of SHEM angles. The generalization ability of an artificial
neural network (ANN) has been applied in [30] to cope with this problem. The switching angles have
been calculated beforehand for different DC source values using GA, then the switching angles have
been determined for different DC link voltage magnitudes at each phase of the multilevel inverter in
real-time by adopting the ANN to train the controller. By this way, the ANN can be used instead of a
LUT, thus introducing its inherent capability to generalize the solution space into the problem with
proper training. In [31], another approach was investigated for on-line applications of SHEM, where an
analytical procedure was employed for computation of all pairs of valid switching angles in five-level,
H-bridge cascaded inverters. Here, a fully analytical calculation is allowed for the switching angles
using Chebyshev polynomials and Waring equations. This procedure can be implemented in real-time
using either a digital signal controller, a programmable logic device, or a field-programmable gate array
(FPGA), as claimed in [31], due to its limited complexity. On the other hand, digital control techniques
applied to voltage source inverters in renewable energy applications were reviewed in [32]. On-line
optimal switching frequency selection for grid-connected voltage source inverters was presented in [33].
In this paper, calculation of SHEM angles in real-time is described by using a PSO algorithm,
specifically developed for this purpose, and a digital computing hardware. An on-line application of
SHEM is important especially for grid-connected inverters with variable DC link voltages in order
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to eliminate all odd-order characteristic power system harmonics up to the 50th. The initialization
procedure for the PSO algorithm is generalized to ensure the convergence of the solution to a global
optimum by assuming that the modulation index, and hence the inverter’s output voltage, is initially
zero. A timing diagram for the on-line application of SHEM is given in the paper, in which the number
of SHEM angles, up to 17, is calculated in each half-cycle of the supply voltage waveform, and the firing
instants of all power semiconductors of the grid-connected inverter are updated in the next full-cycle.
Keeping the switching pattern constant in each full-cycle avoids the generation of DC component
and even-order voltage harmonics. The proposed method is verified by a hardware co-simulation
work, and the theoretical results are justified in the field on a small-size photovoltaic (PV) supply by
calculating on-line seven SHEM angles on a moderately powerful FPGA board. In the prototype PV
supply, active power control is implemented by phase shift angle control, reactive power control by
variation of the modulation index, and elimination of selected sidekick voltage harmonics (5th, 7th,
11th, 13th, 17th, and 19th) in the inverter’s output phase voltage by SHEM.
2. Problem Description
2.1. Possible Application Areas of SHEM
Possible application areas of SHEM are summarized in Figure 1. The common properties of these
applications are: (i) few MVA apparent power rating, (ii) Connection to an available three-phase,
medium-voltage grid bus though a dedicated coupling transformer, and (iii) 690 V or 1 kV voltage
rating for the grid-side VSC. The application of SHEM is suitable for the gray-shaded converters in
Figure 1. In these three-phase, two-level VSCs, either high voltage insulated gate bipolar transistor
(HV-IGBT) type or integrated gate commutated thyristor (IGCT) type power semiconductors are used
in practice. IGBTs and IGCTs in these converters can be switched, respectively, in the range of 1.5
kHz and 500 Hz in practical applications because of their relatively high switching losses. SHEM
best matches the needs of such applications, i.e., minimum harmonic current distortion on the grid
side and high conversion efficiency. In the near future, with the advents in SiC power MOSFET
technology, these new power semiconductors can be switched at much higher frequencies in such
applications. In the systems shown in Figure 1a–c, the DC link voltage is variable depending upon the
operating condition. In the system in Figure 1d, the DC link voltage may be kept constant or varies in
a narrow range. However, in the systems in Figure 1e,f, the DC link voltage may be varied only for
performance concerns.
In most of these applications, the grid-side inverter or rectifier is connected to the grid by using
a dedicated coupling transformer as shown in Figure 1. If the leakage reactance of the coupling
transformer is not sufficiently large for minimization of total demand distortion (TDD), a small
series inductor bank may be connected on the converter side of the system. On the other hand, for
small-size systems, the grid connection is achieved by using an LCL filter or its derivatives, since an
inductance-only filter is not sufficient to suppress high-order harmonic components which are not
eliminated by SHEM.
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Figure 1. Possible application areas of the selective harmonic elimination method (SHEM) in
grid-connected voltage source converter (VSC) applications. (a) Single-stage grid-connected
photovoltaic (PV) supply, (b) wind energy conversion system with a permanent magnet synchronous
generator (SG), (c) Subsynchronous slip-energy recovery drive or double-output induction
generator, (d) Medium-power induction melting furnace, (e) Distribution static synchronous
compensator (STATCOM), and (f) Variable frequency alternating current (AC) motor drive. PWM,
pulse-width modulator.
2.2. Switching Techniques for SHEM
Various switching techniques that can be used in the application of SHEM are clearly described
in [34]. Line-to-line converter voltage harmonics can be directly eliminated by the three-phase
line-to-line technique (TLL), and line-to-neutral converter output voltage harmonics by the three-phase
line-to-neutral techniques (TLN1 and TLN2). In the TLL technique, a 2 times higher switching
frequency and a higher DC link voltage are required in comparison with those of the TLN2 technique
in order to eliminate the same number harmonics and to give the same grid voltage. Similar conclusions
can be drawn also for the TLN1 technique. In view of PV applications with direct power conversion,
the TLN1 and TLN2 techniques are more suitable to maintain the maximum power-point voltage, Vmpp,
and hence the DC link voltage of the inverter within an acceptable range, e.g., 600–900 V for thin-film
PV arrays. On the other hand, TLN1 differs from the TLN2 technique by the number of harmonics
to be eliminated from the voltage waveform. This number is even for the TLN1 technique, whereas
it is odd for the TLN2 technique. It can be examined from the line-to-neutral voltage waveform in
Figure 2 that an odd number of notch angles α1 to α5 exists, resulting in the elimination of an even
number of characteristic power system harmonics, i.e., the 5th, 7th, 11th, and 13th in the line-to-neutral
voltage waveform. In SHEM, the first notch angle is always used to control the fundamental voltage
component. Triplen harmonics, such as the 3rd, 9th, and 15th, will be cancelled out in line-to-line
voltage waveforms although they are present in line-to-neutral voltage waveforms. There will be no
even-order characteristic power system harmonics, such as the 2nd, 4th, 6th, 8th, etc., in line-to-neutral
voltage waveforms because of the quarter-wave odd symmetry [24,27,35,36]. The converter’s switching
frequency fc can be expressed as in (1) for TLN1 and TLN2 techniques:
fc = (2N + 1) f1
{
N is odd for TLN1
N is even for TLN2
(1)
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where, f 1 is the frequency of the fundamental component and N the total number of harmonics to be
eliminated, including the fundamental component to be controlled.
If TLN2 were chosen, a higher-order harmonic component, the 13th for N = 4 or the 19th for N = 6
among the sidekick harmonics (the 11th and 13th for N = 4 or the 17th and 19th for N = 6) could not be
eliminated. Therefore, in this research work, the TLN1 technique is preferred.
The Fourier series expansion of the line-to-neutral voltage waveform in Figure 2 gives the
magnitude of the nth characteristic power system harmonic, bn, obtained from (2).
bn =
4
nπ
Vdc
2
[
−1 − 2
N
∑
k=1
(−1)k cos(nαk)
]
(2)
where, n is the odd harmonic order, Vdc the DC link voltage, and αk the switching angle for
k = {1, 2, . . . , N}.
Vdc/2
-Vdc/2
0
1 2 3 4 5
90º 180º 270º 360º 
t
vl-to-n
Figure 2. Line-to-neutral voltage in the TLN1 technique for five switching angles.
N transcendental equations with N unknowns (α1, α2, . . . , αN) in (3) are then obtained by setting
the fundamental voltage component to a prespecified value and equating the remaining N − 1
harmonics all to zero.⎡⎢⎢⎢⎢⎣
2 cos(α1) −2 cos(α2) · · · 2(−1)N+1 cos(αN)
2 cos(5α1) −2 cos(5α2) · · · 2(−1)N+1 cos(5αN)
...
...
. . .
...
2 cos(Xα1) −2 cos(Xα2) · · · 2(−1)N+1 cos(XαN)
⎤⎥⎥⎥⎥⎦ =
⎡⎢⎢⎢⎢⎣
1 + πb12Vdc
1
...
1
⎤⎥⎥⎥⎥⎦ (3)
where X = 3N − 2 and α constraints 0 < α1 < α2 < · · · < αN < π2 .
A simultaneous solution of the set of transcendental equations in (3) is necessary to obtain
a solution set for α1 to αN. Since these equations are nonlinear, either an iterative method or an
evolutionary search algorithm is required.
2.3. Need for On-Line SHEM
The technical specifications of a three-phase, two-level, and grid-connected VSC with some
selected harmonics eliminated by SHEM are assumed to be as follows.
• It provides conversion of the desired amount of DC power to AC over a wide DC link voltage
range, e.g., Vdc = 600 V to 900 V for the thin-film PV systems in Figure 1a.
• Active power control is achieved by controlling the phase shift angle, δ, of the VSC output voltage
with respect to the supply voltage.
• The reactive power generated or consumed by the VSC should be adjusted to any prespecified
value by varying the magnitude of the VSC’s output voltage by controlling the modulation index
over the entire operating range.
The need for on-line SHEM is justified by carrying out two case studies as given below.
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Case Study I: Constant SHEM Angle Set with Variable DC Link Voltage
The three-phase, grid-connected VSC can be represented by the single-line diagram shown in
Figure 3.
VC  VS 0  R X
PC, QC PS, QS I  
Figure 3. Single-line diagram of the simplified three-phase system.
The output series filter reactor’s internal resistance component, R, and/or the coupling
transformer’s leakage impedance is much smaller than the inductive reactance component, X,
and phase-shift angle, δ, between the fundamental component of converter voltage, Vc, and the
fundamental component of supply voltage, Vs, phasors is very small, then sinδ ≈ δ and cosδ ≈ 1 [27,36].
Under these assumptions, the active and reactive powers generated by the VSC, (Pc, Qc), and active
and reactive powers consumed by the grid, (Ps, Qs), can be approximated by expressions in (4) to (6).
PC ∼= PS ∼= 3VCVSX δ (4)
QC ∼= 3VC VC − VSX (5)
QS ∼= 3VS VC − VSX (6)
Since Vs and X in (6) are constant, Qs can be adjusted to any preset value only by controlling Vc.
The relationship between the rms value of the fundamental component of the VSC’s output voltage,
Vc, and the variable DC link voltage, Vdc, is given by the modulation index expression in (7). Since M
is kept constant for a constant SHEM angle set, as Vdc changes there will be no control on Vc and hence
on Qs. Therefore, the use of constant SHEM angles in the control system of grid-connected inverters
with variable DC link voltages is to be avoided.
M =
πV̂c
2Vdc
=
π
√
2Vc
2Vdc
(7)
Case Study II: Off-line SHEM by the Look-Up Table Method
In order to avoid the drawbacks of constant SHEM angles in the reactive power control of
grid-connected inverters with variable DC link voltages, M and hence Vc should be adjusted by
using several sets of SHEM angles as Vdc changes. The common approach to this problem is the
computation of several SHEM angle sets and their storage in an internal or external random access
memory (RAM)/read-only memory (ROM) in the form of (a) LUT(s). This approach makes necessary
the discretization of M control range into d number of steps for N number of total harmonics to be
controlled over the entire operation range of the resulting system, which yields a d × N LUT. Since M
and hence SHEM angles α1 to αN are controlled stepwise instead of by on-line continuous control, the
required value of M at any particular operating point will be rounded to the nearest M number stored
in the LUT. This may result in a significant error in Vc and hence Qs values when the row number, d, of
the LUT is kept low. Therefore, d should be as high as possible. A d × N LUT will be impractical if a
huge number of harmonics is to be eliminated.
The effects of the order of a LUT on the discretized values of M, the corresponding Vc, and Qs for
unity power factor operation are examined by considering 5 × 7 and 41 × 7 LUTs and the associated
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results are given in Table 1 for two different values of DC link voltage (Vdc (min) = 600 V, Vdc (max) = 900
V, and X = 3.14 Ω at 50 Hz). In this paper, theoretical results are verified on a sample small-scale PV
system as described in Section 4. This small-scale prototype is connected to a 400-V, 50-Hz grid. The
performance of real-time SHEM in adjusting M, and hence Vc to its set value of 230 V in order to bring
Qs = Qs(set) to zero is also given in Table 1 for the same problem. As can be understood from the results
marked by red colored values in Table 1, Vc and Qs deviate significantly from their set values in the
case of a small-sized LUT. Deviations from the set values can be significantly lowered as the size of
the LUT increases (marked by yellow color in Table 1). In order to alleviate the problem arising from
the discrete LUT method in variable DC link voltage applications, linear interpolation can be used
between consecutive M steps.
Table 1. Errors in Reactive Power Adjustment Arising From Off-line SHEM Based on the Look-Up
Table (LUT) Method for Unity Power Factor (PF) Operation.
Parameter
Off-Line SHEM
On-Line SHEM
5 × 7 LUT 41 × 7 LUT
Vdc (V) 600 900 600 900 600 900
M (required) 0.852 0.568 0.852 0.568 0.852 0.568
M (realized) 0.9 0.6 0.85 0.57 0.852 0.568
VC (Vrms, l−n) 243.1 243.1 229.6 230.9 230 230
QS (VAr) 2877 2877 −88 198 0 0
Ps (W) 1350 1675 1350 1675 1350 1675
δ (◦) 1.449 1.797 1.534 1.892 1.531 1.900
At the present time, with the advances in digital electronics area by using a powerful FPGA
module or parallel computing hardware, such as a Graphical Processing Unit (GPU), enormously large
SHEM angles can be calculated on-line to control M continuously. The performance of the on-line
SHEM by using a single FPGA module to control seven harmonics is also given in Table 1 by the
green-colored area.
3. Application of PSO to SHEM
In grid-connected PV inverter applications, since the supply frequency is constant (f 1 = 50 or
60 Hz), SHEM angles should be updated once in a full-cycle (20 or 16.67 ms) with 2π/3 and 4π/3
phase-shifted signals for the remaining two phases. Therefore, on-line calculation of SHEM angles
should be carried out in a total execution time less than a period of grid voltage, i.e., 20 ms for 50 Hz
applications. However, variable-frequency alternating current (AC) motor drive applications need
lower calculation times when the applied motor frequency is higher than the rated frequency. In this
research work, the equations in (3) will be solved by the PSO technique, which is an evolutionary
search algorithm.
In order to evaluate the fitness values of each particle at each time frame, a cost function should be
formulated as required by the PSO. SHEM equations should be put into a format so that each particle
is assigned a real fitness value. Then, boundaries of the solution space are defined, and an initial
population of swarms is generated in this solution space. Finally, PSO parameters are set, so that the
PSO algorithm is ready to find a feasible global optimum to the optimization problem.
3.1. Particle Swarm Optimization (PSO)
The stochastic population-based optimization technique called particle swarm optimization (PSO)
has been developed by Dr. Russell Eberhart and Dr. James Kennedy in 1995 [37]. It is initialized with a
random or heuristic population which consists of particles such as birds, fish, and insects. Each particle
in this research work is a vector composed of seven SHEM angles and in order to assess whether it can
be a potential global solution or not, it is evaluated with a fitness function. The particles search the
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problem space via cognitive and social interaction by pursuing the current optimum particles. The
personal best location (pbest) is defined as the coordinates of the particle which is associated with the
best personal fitness value acquired so far. The global best location (gbest), however, is defined as the
location with the best fitness value which all of the population has reached. In each time frame, each
particle updates its velocity towards its pbest and gbest locations. Separate random numbers [38] are
employed to weight the total acceleration terms of local and global searches. The velocity, vi, and
position, xi, update equations are as given in (8) and (9), respectively.
vi(t + 1) = K ×
[
βvi(t) + c1 × rand × (pbesti(t)− xi(t))
+c2 × rand × (gbest(t)− xi(t))
]
(8)
xi(t + 1) = xi(t) + vi(t + 1)× Δt (9)
where, β is the inertia weight which dictates the velocity of the particles in the next time frame, the
acceleration constants c1 and c2 are, respectively, the cognition and social factors which are, respectively,
related to the diversification and intensification of the search procedure. rand is chosen as a random
number between 0 and 1, which defines the explorative capability of the particle over the search space,
and K is the constriction factor to guarantee the convergence of the algorithm given in (10), which has
been found in [38].
K =
2∣∣∣2 − ϕ −√ϕ2 − 4ϕ∣∣∣ (10)
where, ϕ = c1 + c2 and ϕ > 4.
Figure 4 shows the basic flowchart of the PSO algorithm. Whenever the global best fitness, f,
reaches a value less than a prespecified limit, e.g., f = 1 × 10−9 in this application, the algorithm
terminates for each PSO calculation window.
Initialize 
Swarm
Calculate 
Velocities
Calculate New 
Positions
Evaluate Fitness 
for Each Individual
Update 
pbest, gbest
Global best
fitness low
enough?
No
Yes
Read 
particles
Print 
gbest
Terminate 
algorithm
Figure 4. Flowchart of the particle swarm optimization (PSO) algorithm.
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3.2. Determination of Cost Function
In this application, the TLN1 technique is chosen to eliminate the six lowest-order sidekick
harmonics, given as the 5th, 7th, 11th, 13th, 17th, and 19th, in the output voltage waveform of the
inverter since even-order harmonics are not present if an odd quarter-wave symmetric pattern is used,
and all triplen harmonics are eliminated in the line-to-line voltages for a three-phase, three-wire system.
This results in a switching frequency of 750 Hz. For this sample application, the equation set in (11) is
to be solved.
A new set of equations given in (12) is obtained by rearranging equations in (11) and using the
M expression given in (7). The cost function Tn, and the fitness value, f, of a SHEM angle set can
be expressed by squaring the left hand sides of the equations in (12) and then summing them up
as given in (13). In (13), γ should be set to a value higher than 10 to converge the solution more
rapidly. Furthermore, T1 in (12) has crucial importance in determining Vc and hence adjusting Qs to
the prespecified set value.
b1 = 4π
Vdc
2
[
−1 − 2 7∑
k=1
(−1)k cos(αk)
]
= V̂c
bn = 4nπ
Vdc
2
[
−1 − 2 7∑
k=1
(−1)k cos(nαk)
]
= 0
(11)
where, V̂c =
√
2Vc is the peak value of the fundamental line-to-neutral voltage at the inverter output,
Vdc is the DC link voltage, bn is the peak value of the nth harmonic component (n = 5, 7, 11, 13, 17, and
19) as given in (2), and αk is the SHEM angle to be determined for k = 1, 2, . . . , 7.
T1 = −1 −
[
2
7
∑
k=1
(−1)k cos(αk)
]
− M = 0
Tn = −1 −
[
2
7
∑
k=1
(−1)k cos(nαk)
]
= 0
(12)
f = μ(γT21 + T
2
5 + T
2
7 + T
2
11 + T
2
13 + T
2
17 + T
2
19) (13)
where γ and μ are the penalty values, respectively, for M and the angle constraint in (14).
0 < α1 < α2 < α3 < α4 < α5 < α6 < α7 <
π
2
(14)
μ can be set to 10 for this sample application in order to eliminate invalid SHEM angle sequences
rapidly during the on-line application of SHEM.
3.3. Results of the PSO Algorithm
The parameters used in the PSO algorithm are first optimized in the MATLAB environment.
Among these, the most important parameters affecting how fast the PSO algorithm converges are
the swarm size, s, and the number of time frames, Ntf. The variations in fitness value, f against s,
and Ntf are given in Figures 5 and 6, respectively. The ideal value of f is zero. From Figures 5 and 6,
the optimum swarm size and number of time frames are chosen to be s = 250 and Ntf = 200, which
correspond to a decadic logarithmic error, i.e., log10 f = −9. The optimized and default values of all
parameters used in the PSO algorithm are as given in Table 2. SHEM angles from α1 to α7 are found
against M by running the PSO algorithm in the MATLAB environment with optimized parameters in
Table 2.
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s = 250 
Figure 5. Fitness values expressed as decadic logarithmic error against swarm size.
Ntf = 200 
Figure 6. Fitness values expressed as decadic logarithmic error against the number of time frames.
Table 2. Optimized Parameters of PSO Algorithm (optimized parameters are marked by *, and others
are default parameters).
Symbol Parameter Value
β Inertia weight 1
c1 Cognition factor 2.8
c2 Social factor 1.3
K Constriction factor 0.729
s Swarm size * 250
Ntf Number of time frames * 200
γ Modulation index penalty * 100
μ Angle constraint penalty * 10
Random initialization of the PSO algorithm at time t = 0 (at start-up) can be made by utilizing
the constraints defined for the problem by equating the initial value of M and hence the fundamental
component of inverter’s output voltage to zero. Randomly chosen initial values usually cause
convergence of the solution to a local minimum, especially for large numbers of SHEM angles, N.
When the problem is generalized to eliminate all odd-order power system harmonics up to the 50th
according to IEEE Std. 519-2014 [39] and IEC 61000-4-30 [40], the initial values of N number of SHEM
angles can be distributed in the range of either,
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Case (I) from 0 to ξ = 90◦, or
Case (II) from 0 to ξ = 60◦,
with respect to the zero crossing point on the rising edge of the fundamental line-to-neutral voltage
waveform. Initial values of N number of SHEM angles can therefore be determined from the first
equation in (12) by setting M to zero as given in (15).
M = −1 + 2 cos(α1)− 2 cos(α2) + 2 cos(α3)− 2 cos(α4) + . . . + 2 cos(αN−2)− 2 cos(αN−1) + 2 cos(αN) = 0 (15)
In case (I), the SHEM angles are distributed between 0 and 90◦, where the first SHEM angle α1
is set to zero, and the last angle αN to 90◦. The angles from α2 to αN−1 are distributed to p sections,
where p = (N + 1)/2, so as to eliminate pairwise the remaining cosine terms in (15). For N = 7, in the
case study, α1 = 0, α2 = α3 = 15◦, α4 = 60◦, α5 = α6 = 75◦, and α7 = 90◦. In order to cancel out the first
term (−1) in (15), α4 is set to 60◦. Although the initialization procedure with M = 0 for case (I) which
distributes SHEM angles over the quarter wave from 0 to 90◦ gives quite accurate results on the PSO
algorithm for a low number of harmonics to be eliminated (for N = 3, 5, 7, and 9), this is not true for
N > 9. However, in case (II), the SHEM angles are distributed between 0 and 60◦, i.e., the last SHEM
angle should be set to 60◦, thus canceling the first term in (15). On the other hand, angles α1 to αN-1
are evenly distributed to p = (N + 1)/2 sections so as to cancel pairwise the remaining cosine terms.
The generalization procedure for initial values of SHEM angles for case (II) is summarized in Table 3.
The initialization procedure in case (II) is simpler and more general than that of case (I).
Table 3. Generalized initialization procedure for SHEM angle sets. (N can be chosen to be any value
among 3, 5, 7, . . . , 17; N = 17 eliminates all odd-order characteristic power system harmonics up to
the 50th).
Initial Values of SHEM Angles, α1, . . . , αN to give M = 0
α1 α2 α3 α4 αk αN−2 αN−1 αN
60
p
60
p
60
p × 2 60p × 2 . . . 60p × (p − 1) 60p × (p − 1) 60◦
There may be more than one solution for SHEM angles for any number N between 3 and 17. As
an example, for N = 7, the optimum values of SHEM angles (α1, α2, . . . α7) and the corresponding
fitness values as a function of M are obtained by distributing the initial values in the range from 0 to
90◦ (case (I)) as given in Table 4. However, Table 5 shows the optimum values of SHEM angles and
fitness values for the same problem when the initial values of those angles are chosen according to the
generalized procedure in Table 3 (case (II)). As can be understood from Tables 4 and 5, the optimum
values of SHEM angles are different for the same problem owing to the use of different initial values.
Since the f values are very low, both solutions can be considered to be the global optimum points
found by the PSO algorithm.
Much lower f values could be obtained by using time frames higher than 200 (Table 2) at the
expense of a longer execution time. In this research work, the results given in Table 4 are used in
the implementation.
The control range of M is divided into three subregions:
(a) Impractical M values in which the difference between any two consecutive SHEM angles is less
than 0.1◦. The associated M values and the critical angles are marked by red color boxes in
Tables 4 and 5. As an example, the typical turn-off times for 1700 V 300 A SiC power MOSFET and
HV IGBT are nearly 0.27 μs and 1.8 μs, respectively. Deadbands of 0.5 μs and 3 μs can be chosen
in the implementation for these power semiconductors. These values for deadbands correspond
to ~0.01◦ and ~0.06◦ for 50-Hz grid applications, respectively. In higher power applications, IGCT
(alternatively ETO) requires a nearly 10-μs deadband, which corresponds to ~0.2◦. Therefore,
operation at M ≥ 0.95 is impractical for all power semiconductors.
52
Electronics 2018, 7, 151
(b) M ≤ 0.10 and 0.9 ≤ M < 0.95 values are not recommended for implementation especially for Si
IGBTs, which are marked by yellow color circles in Tables 4 and 5.
(c) The remaining M control range in Tables 4 and 5 defines safe operating M values.
Table 4. SHEM Angles Found by the PSO Algorithm for N = 7 and Case I. (Yellow M: Not recommended,
Red M: Impractical).
M
SHEM Angles, Degree
f
α1 α2 α3 α4 α5 α6 α7
0.10 0.48 14.51 14.92 60.83 74.18 75.77 89.28 2.19 × 10−5
0.20 1.23 14.69 15.54 61.66 73.42 76.62 88.57 4.37 × 10−7
0.30 1.86 14.56 15.81 62.49 72.63 77.44 87.87 4.02 × 10−8
0.40 2.52 14.49 16.12 63.33 71.86 78.27 87.18 8.43 × 10−9
0.50 3.19 14.48 16.47 64.19 71.10 79.13 86.51 4.42 × 10−9
0.60 3.87 14.51 16.83 65.07 70.37 80.04 85.89 2.51 × 10−9
0.70 4.56 14.58 17.20 66.01 69.69 81.03 85.35 2.44 × 10−9
0.80 5.25 14.70 17.59 67.15 69.20 82.26 85.06 4.74 × 10−9
0.90 5.92 14.88 17.99 69.88 70.35 84.64 85.89 7.50 × 10−5
0.95 5.94 14.89 17.93 69.24 69.25 88.77 89.27 3.03 × 10−2
Table 5. SHEM Angles Found by PSO Algorithm for N = 7 and Case II. (Yellow M: Not recommended,
Red M: Impractical).
M
SHEM Angles, Degree
f
α1 α2 α3 α4 α5 α6 α7
0.10 14.14 15.31 29.14 30.57 44.15 45.76 59.16 2.23 × 10−5
0.20 13.33 15.68 28.26 31.14 43.24 46.47 58.33 4.94 × 10−7
0.30 12.48 16.01 27.35 31.69 42.33 47.19 57.48 8.22 × 10−8
0.40 11.61 16.32 26.41 32.22 41.38 47.92 56.61 1.12 × 10−8
0.50 10.72 16.59 25.42 32.71 40.39 48.62 55.71 5.52 × 10−9
0.60 9.80 16.80 24.37 33.13 39.31 49.31 54.78 5.06 × 10−9
0.70 8.84 16.90 23.21 33.41 38.09 49.92 53.76 3.22 × 10−9
0.80 7.81 16.77 21.83 33.33 36.53 50.33 52.50 7.14 × 10−9
0.90 6.56 15.87 19.68 31.60 33.37 48.11 48.63 8.41 × 10−5
0.95 5.92 14.74 17.79 29.10 30.10 49.09 49.10 2.78 × 10−2
In order to justify the usefulness of the PSO algorithm and the generalized initialization procedure
in applying SHEM for the elimination of odd-order power system harmonics up to the 50th, optimum
SHEM angles have been found for N = 7, 9, 11, 13, 15, and 17, and sample results corresponding to M =
0.7 are given in Table 6. The results of these analyses show that the PSO algorithm can be successfully
used in an on-line application of SHEM provided that powerful computing hardware is available for
each case.
Table 6. SHEM Angles for N = 7, 9, 11, 13, 15, and 17, and M = 0.7 Optimized by PSO Usıng the
Generalized Initialization Procedure in Table 3.
N
SHEM Angles for M = 0.7, Degree
f
α1 α2 α3 α4 α5 α6 α7 α8 α9 α10 α11 α12 α13 α14 α15 α16 α17
7 8.84 16.90 23.21 33.41 38.09 49.92 53.76 - - - - - - - - - - 3.22 × 10−9
9 7.15 13.24 18.70 26.20 30.45 39.15 42.56 52.10 55.08 - - - - - - - - 8.24 × 10−9
11 5.99 10.88 15.67 21.56 25.44 32.20 35.38 42.85 45.54 53.50 55.94 - - - - - - 7.50 × 10−9
13 5.17 9.23 13.49 18.31 21.86 27.35 30.33 36.39 38.92 45.44 47.66 54.47 56.54 - - - - 9.30 × 10−9
15 4.54 8.01 11.85 15.91 19.18 23.77 26.56 31.62 34.03 39.48 41.59 47.35 49.24 55.20 56.99 - - 4.89 × 10−9
17 4.04 7.08 10.56 14.06 17.09 21.02 23.65 27.96 30.25 34.91 36.93 41.86 43.66 48.81 50.47 55.75 57.34 7.77 × 10−9
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4. On-Line Application of SHEM to a Small-Scale PV Supply
SHEM is applied on-line by PSO to a laboratory prototype of a small-scale PV supply consisting of
a two-level, three-phase, and grid-connected IGBT inverter with variable DC link voltage. It performs
direct power conversion to the AC grid, and is equipped with a FPGA-based digital control system.
If the PV inverter were connected to the PV array via a boost-type DC-DC converter, a DC link
voltage control strategy could be adopted for reducing the TDD in grid-connected PV inverters as
recommended in [41].
4.1. Description of the Laboratory Prototype
The circuit diagram of the power stage and block diagram of the prototype’s FPGA-based
controller is given in Figure 7. An IGBT module (SKiiP 12AC12T4V1), a DC link capacitor, and an
FPGA board are mounted on a common printed circuit board (PCB). The controller features are (a)
elimination of selected harmonics (5th, 7th, 11th, 13th, 17th, and 19th) in the output voltage waveforms
of the voltage source inverter (VSI), (b) maximum power-point tracking, and (c) reactive power control.
The PCB of the laboratory prototype, the grid connection of the PV inverter through an LCL filter, and
the flat-roof mounted thin-film PV arrays are shown in Figure 8.
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Figure 7. Three-phase two-level grid-connected inverter controlled by a field-programmable gate array
(FPGA). ADC, analog-to-digital converter.
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In order to implement the worst operating condition in the laboratory, i.e., a step change in Vdc
from 600 V to 900 V, the power stage is supplied from a solar simulator (Chroma 62150H-1000S) and
Qset in Figure 7 is set to zero for unity power factor operation. However, for steady-state operation, the
power stage is supplied from the thin-film PV array shown in Figure 8c.
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IGBT 
Module
From PV
Arrays
Filter 
Capacitors
of the LCL 
filter
Inverter-Side 
Filter Inductors
(Grid-Side Filter
Inductors not shown)
To the 
Grid
FPGA
Chip
ADC
Gate
Drivers
DC Link 
Capacitors
 
 
(a) (b)
(c)
Figure 8. Experimental setup. (a) Power stage and controller (206 × 196 mm double-layer printed
circuit board (PCB)), (b) Grid connection of PV inverter through an LCL filter, (c) Two strings of the
thin-film PV panels used in the experiments.
4.2. FPGA Implementation of On-Line SHEM
In order to apply the on-line SHEM to the grid-connected, two-level, three-phase VSI, powerful
computing hardware having very fast computational capability, a parallel operation ability, and a
sufficient number of input/output (I/O) ports is required. In the sample application, all calculation
steps of the seven SHEM angles by the PSO algorithm and the necessary control actions should be
completed in a time period of less than a complete cycle (20 ms for a 50-Hz application). The numbers of
digital inputs to the computing hardware and outputs which will be applied to the gate driver circuits
of the power stage are, respectively, 8 and 6 as shown in Figure 7. The timing diagram in Figure 9
summarizes the operational principles of the sample system in Figure 7, including all control actions
and on-line application of SHEM. All of these functions are performed by only one common FPGA
board. The phase-locked loop (PLL) modules of all phases run for each 20-μs period. The instantaneous
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reactive power, Qinv, is calculated in each 20-μs period to update M. The PSO module is running in
synchronism with the phase A supply line-to-neutral voltage waveform to calculate SHEM angles
in every positive half-cycle of van. New SHEM angles for the power semiconductors of the inverter
circuit are then updated only once in the next full-cycles of the vcn, van, and vbn voltage waveforms
successively in order to avoid generation of DC and even-order voltage harmonics. On the other hand,
the MPPT algorithm runs continuously to update δ every second.
In this research work, an XEM6010-LX150 USB-2.0-integrated FPGA module from Opal Kelly is
chosen in the implementation which satisfies the requirements mentioned above [42]. This module
consists of a Xilinx Spartan-6 XC6SLX150-2FGG484 FPGA to perform all control actions of the VSI
together with an analog-to-digital converter (ADC) μchip (ADC128S102) [43].
vl-to-n
van vbn vcn
Calculation of Qinv to update M for each 20 μs period
M
PSO module runs
MPPT Algorithm runs to update  every second
PSO module runs
10 ms 10 ms
New SHEM angles 
are ready for updating
t
SHEM angles are updated at these instants
New SHEM angles 
are ready for updating PSO
angles 
pdating
PLL modules of all phases run for each 20 μs period
Figure 9. Timing diagram illustrating all control actions and on-line application of SHEM for the
sample system in Figure 7.
The implementation of the on-line SHEM was realized by utilizing a fixed-point library in the
very high level design language (VHDL) code. The developed software is composed of two parts, one
of which performs calculations sequentially, while the other carries out parallel operations. VHDL
code runs at a 10 MHz system clock frequency, while the RAM blocks should run at a maximum 30
MHz clock frequency in order to be able to follow the operations in one clock period. The flow of the
PSO algorithm is as illustrated in Figure 10. In this research work, it is aimed at determining SHEM
angles α1 to α7 in a time period less than or equal to 10 ms. For this purpose, the 10 ms time period is
divided into 200 time frames. Each time frame can be considered as an iteration in two steps, A and B.
Therefore, each iteration will take 50 μs of time. In the first phase, A, in Figure 10 of each iteration,
(12)–(14) are solved in a consecutive manner for 250 individuals, whereas for each individual the
same equations are solved simultaneously. Each iteration in phase A utilizes values for SHEM angles
obtained in phase B in the previous iteration as being their initial values.
At the end of phase A of each iteration, the pbest values in (8) for 250 individuals and the gbest
value in (8) for the population are calculated. As can be seen from the velocity update Equation (8), the
algorithm uses two random numbers between 0 and 1 for random searching of particles in the search
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space. For this reason, random number generation has been employed in the VHDL code by using a
pseudo random number generator (PRNG) [44].
A linear feedback shift register (LFSR) is a PRNG using sequential shift registers to produce binary
random numbers in a certain periodic sequence, whose period can be increased by using more registers.
Therefore, a more random sequence with respect to the frame of the algorithm can be acquired [45].
A 12-bit LFSR was used for this purpose in the code. In phase B of the same iteration, the velocity in
(8) and new positions in (9), i.e., new α1 to α7, are calculated for each individual consecutively. The
new positions for 250 individuals will then be applied to the phase A of the next iteration as the initial
values. In phase A of the last iteration step, the 200th iteration, 250 SHEM angle sets, one for each
individual, are obtained and among these the one having the lowest fitness value (gbest) is chosen as
the solution of the problem in phase S of the 200th time frame in Figure 10. These are the updated
SHEM angles (e.g., those calculated in the green-colored PSO module box in Figure 9) that will be
applied to gate driver circuits of the power stage in the next full-cycles of the vcn, van, and vbn voltages
as illustrated by green-colored arrows in Figure 9.
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   gbest is updated
At the end of 
Process A, pbest 
for each particle 
and gbest for the 
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is known.
At rising edge of 
the clock, for 
each particle
   v(t+1) is calculated
   v(t+1) is limited
   x(t+1) is calculated
At the end of 
Process B, x(t+1) 
for each particle 
is known.
t = 10 ms
250 Clock Cycles
25 μs
50 μs
A
Computational Phase A:
Finding pbests and gbest
Computational Phase B:
Calculating new positions
B A B A B A B A S
    
10 MHz 
Clock
250 Clock Cycles
25 μs
    
Figure 10. Implementation of the PSO module.
In the next positive half-cycle of the line-to-neutral voltage van (e.g., the violet-colored PSO
module box in Figure 9), the PSO algorithm starts to run afresh regardless of whether the value of M
remains the same or not. The PSO algorithm is initialized according to the lattice diagram given in
Figure 11. Note that this diagram is a generalized one to cover all possibilities for N from 3 to 17. The
first individual is the swarm leader, which tends to guide other individuals towards the solution. To
initialize the PSO algorithm in the new positive half-cycle, the first individual utilizes the final values
of the SHEM angles α1 to αN calculated in the previous positive half-cycle as the initial values of α1
to αN.
Only the initial value vectors corresponding to the 2nd and 250th individuals are marked on
Figure 11, while the others are evenly distributed according to the lattice structure. The maximum
SHEM angle ξ can be chosen as either 60◦ or 90◦. In the prototype system, N = 7 and ξ = 90◦ were used.
The performance of the FPGA implementation of on-line SHEM is verified in the following subsection
experimentally by applying a step variation to M from 0.1 to 0.9.
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Figure 11. Generalized lattice structure used for population initialization in each positive half-cycle of
line-to-neutral voltage.
4.3. Hardware Co-Simulation Results
The FPGA program written in VHDL code is run in real-time to determine the system clock
frequency limits and to verify the correct operation of primarily the PSO submodule and secondarily
the PLL, DC link voltage controller, and reactive power calculation submodules via Opal Kelly’s
FrontPanel interface. In order to observe the performance of the on-line application of SHEM, a step
change is given to M from 0.1 to 0.9 in the PSO module and the resulting responses of the SHEM
angles α1 to α7 are recorded by using a digital storage oscilloscope (DSO) through digital-to-analog
converters (DACs). The step change in M from 0.1 to 0.9 corresponds to a variation in Vdc much wider
than 900 to 600 V. This is because M would vary in the range from 0.5 to 0.9 for a Vdc variation range
from 900 V to 600 V in the field application.
The responses of the PSO module against the step change in M are as given in Figure 12 in both
the transient-state and the steady-state. The 10-ms window, which corresponds to a half-cycle of 50 Hz
grid voltage, is marked by a blue-colored pulse. Steady-state values of SHEM angles read on the DSO
screen for M = 0.1 and 0.9 are also marked by purple-colored pulses on the records given in Figure 12.
These records show that on-line calculation of SHEM angles by the PSO algorithm works rapidly and
successfully, and in nearly 5 ms of time the SHEM angles α1 to α7 reach their final values even for a
drastic step variation of M from 0.1 to 0.9.
In the hardware co-simulation test, the SHEM angles determined by the PSO module are also
captured from Opal Kelly’s FrontPanel interface for different values of M in the range from 0.1 to 0.9
as given in Table 7. It is worth noting that the SHEM angles in Table 7 are more accurate than the
corresponding DSO readings. That is the main reason why the steady-state values of SHEM angles for
M = 0.1 and 0.9 in Figure 12 are slightly different from the corresponding values in Table 7. Fitness
values of SHEM angle calculations against M variations are given in the last column of Table 7.
In the implemented system, higher f values have been obtained in comparison with the target
fitness value of f = 1 × 10−9 in Figures 5 and 6. This is attributed to the fact that the random number
generator in the FPGA module is implemented to produce 12-bit random numbers and SHEM angles
are realized as 24-bit fixed-point logic vectors. Twenty-four-bit random number generation and 32-bit
fixed-point logic vector usage would give much lower f values. Nevertheless, when the SHEM angles
calculated by the FPGA and corresponding to the worst case fitness value of 2.489 × 10−4 in Table 7
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are applied to the MATLAB model of the PV supply, the individual low-order 5th, 7th, 11th, 13th,
17th, and 19th harmonic contents of the output line-to-line voltage waveform are found to be less than
0.5% with respect to the fundamental value. Thus, the fitness values in Table 7 are found to be quite
acceptable in this application.
  
(a) (b)
  
(c) (d)
  
(e) (f)
Blue colored signals:
10 ms window for PSO
calculations
Purple colored signals:
Convergence of SHEM
angles 
(g) 
Figure 12. Online calculation of SHEM angles for a step change in M from M = 0.1 to 0.9. (a) α1, (b) α2,
(c) α3, (d) α4, (e) α5, (f) α6, (g) α7 (5 V ≡ 180◦).
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Table 7. SHEM Angles Found by Hardware Co-simulation.
M α1(◦) α2(◦) α3(◦) α4(◦) α5(◦) α6(◦) α7(◦) f
0.10 0.541 14.606 15.018 60.805 74.234 75.794 89.289 1.216 × 10−5
0.20 1.217 14.677 15.524 61.637 73.439 76.619 88.583 2.384 × 10−7
0.30 1.864 14.583 15.838 62.481 72.649 77.441 87.868 1.192 × 10−6
0.40 2.544 14.522 16.188 63.347 71.843 78.293 87.170 2.408 × 10−5
0.50 3.154 14.612 16.429 64.168 71.110 79.115 86.521 1.860 × 10−5
0.60 3.843 14.510 16.816 65.048 70.391 80.003 85.916 7.153 × 10−7
0.70 4.555 14.590 17.219 66.012 69.694 81.034 85.359 1.907 × 10−6
0.80 5.253 14.728 17.616 67.138 69.186 82.275 85.053 1.907 × 10−6
0.90 5.895 14.865 17.923 70.053 70.572 84.427 85.767 2.489 × 10−4
4.4. Limitations of Computing Hardware in On-line Application of SHEM
In this research work, on-line application of SHEM is implemented by using a XEM6010-LX150
USB-2.0-integrated FPGA module containing a Xilinx Spartan-6 XC6SLX150-2FGG484 FPGA to
calculate seven SHEM angles continuously. Table 8 shows the utilization report of the chosen FPGA
while running only the PSO code and also the total code including all control and protection actions.
As can be understood from the last row of Table 8, the chosen FPGA is working at its limit from the
viewpoint of the number of DSP48A1 slices. Each DSP slice contains an 18-bit × 18-bit multiplier and
a 48-bit accumulator to perform high-performance arithmetic and signal-processing actions.
Table 8. Utilization report of FPGA Used in the Experimental System to Calculate Seven SHEM Angles
in Real-Time.
Slice Logic Utilization Available Number
Used Utilization
PSO Code Total Code PSO Code Total Code
Slice Registers 184304 5080 9920 2% 5%
Slice LUTs 92152 8142 32794 8% 35%
Fully-Used LUT-FF Pairs 37683 2652 5031 7% 13%
Bonded IOBs 338 24 57 7% 16%
Block RAM/FIFO 268 84 104 31% 38%
BUFG/BUFGCTRL/BUFHCEs 16 2 3 12% 18%
DSP48A1s 180 105 177 58% 98%
One hundred and five DSP slices have been used to run the PSO code and 177 of the available
180 DSP slices have been used to run the total code in each half-cycle of the supply voltage waveform.
It is obvious that in order to calculate a higher number of SHEM angles up to 17, high-performance
computing is required. This can be achieved either by (a) using a much more powerful FPGA chip,
which has much higher DSP slices, such as 740, 1920, and 3600, than the one used in the research work,
(b) operating more than one moderately powerful FPGA for parallel computing, or (c) using a proper
GPU together with a real-time operating system.
4.5. Field Test Results
The field performance of the real-time SHEM angle calculations by the PSO algorithm has been
obtained on the prototype of a small-scale, grid-connected PV supply in Figure 8a with direct DC-to-AC
conversion. Line-to-line voltage waveforms of the PV inverter and the corresponding harmonic voltage
spectra are given in Figures 13 and 14 when Vmpp = Vdc = 560 V and 667 V, respectively. These results
show that the recommended method eliminates the target low-order harmonics (n ≤ 19) successfully.
For elimination of all odd-order harmonics up to the 49th, 17 SHEM angles, instead of seven, are to be
calculated on-line by using a PSO algorithm with higher computational complexity and more powerful
digital computing hardware. This would increase the switching frequency from 750 Hz to 1750 Hz
according to (1).
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Figure 13. Line-to-line (l-to-l) voltage output of the VSC at the top when Vdc = 560 V, and its harmonic
spectrum at the bottom.
Figure 14. Line-to-line (l-to-l) voltage output of the VSC at the top when Vdc = 667 V, and its harmonic
spectrum at the bottom.
The 400-V line-to-line grid bus to which the prototype PV supply delivers power is slightly
distorted (THD ∼= 1.8%) owing to the presence of the 3rd, 5th, and 7th harmonic voltage components.
The line current waveform injected into the grid and its harmonic spectrum are as shown in Figure 15
when the PV supply delivers 800 VA to the grid at 0.8 p.f. lagging (the inverter is operating in its
capacitive region). Although the TDD of the line current for the given test conditions is 4.1%, it contains
some low-order harmonics, such as the 3rd, 5th, and 7th, which are not produced by the PV inverter,
but sinked by the LCL filter tuned to 291 Hz and connected to the grid terminals. Harmonic current
contributions of the PV inverter and the grid can be separated by using the method recommended
in [46,47]. If the grid voltage waveform were a less distorted one, the TDD of the line current waveform
would be much lower than 5%.
Since the reactive power delivered to the grid is determined by Q control loop and SHEM
angles, and hence the magnitude of the fundamental component of the inverter’s output voltage,
the performance of the resulting system is tested in the field for different Qset values. Since in this
application of instantaneous p-q theory only the average values of vd, vq, id, and iq are taken into
account, Q and Qset are the actual and set values of the reactive power at 50-Hz supply frequency,
respectively. Figure 16 shows the readings of an energy analyzer corresponding to Qset = 0 and Qset =
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500 VAr. In these snapshots, the apparent power and active power readings include also harmonic
effects, while the Q values are calculated only from the fundamental components. These results show
the success of the PSO module, DC link voltage, and reactive power controller blocks.
Figure 15. Grid-side line current of PV supply at the top, and its harmonic spectrum at the bottom
when delivering 800 VA to the grid at Vdc = 667 V. TDD, total demand distortion.
(a)
(b)
Figure 16. Field records of energy analyzer. (a) Qset = 0, and (b) Qset = 500 VAr.
5. Conclusions
An off-line application of SHEM provides stepwise control of SHEM angles resulting in
minimization of the selected harmonic components instead of their elimination. However, in the
on-line application, switching angle sets can be continuously controlled by on-line calculation of
SHEM angles, resulting in much better harmonic elimination performance and minimization of
THDs. As reported in this paper for the first time, the six low, odd-order voltage harmonics of a
grid-connected VSI with variable DC link voltage in a small-scale PV supply are eliminated on-line
by using the developed PSO algorithm running on am FPGA controller successfully. The global best
solution of the PSO algorithm is obtained with 250 individual particles, i.e., switching angle sets,
within 200 time frames, resulting in a relatively small fitness value in the range from 10−7 to 10−4
depending on the modulation index, M. For a step change in M, all switching angles converge to the
solution within a time period less than one half-cycle of the grid voltage, thus updating the switching
instants of power semiconductors in every full-cycle of the output voltage.
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In order to eliminate all voltage harmonics up to the 50th continuously and rapidly, very powerful
digital computing hardware is needed. This is an important requirement especially for variable
frequency traction and industrial AC motor drives, where the motor drive is to be operated frequently
at frequencies much higher than the rated frequency. In general, the maximum number of harmonics
that can be eliminated or minimized in SHEM applications is dictated by the operational capabilities of
power semiconductors employed in the VSC, such as the optimum switching frequency and turn-on
and turn-off times. As an example, an SiC power MOSFET, as a wide-band-gap device permits
the elimination of a number of harmonics much higher than that of IGBT-based VSCs in an on-line
application of SHEM. Each recorded harmonic is the vectorial sum of the harmonic current component
injected by the PV supply, and the associated one sinked by the LCL filter from the grid. Therefore,
the harmonic current contribution of the prototype system can be assessed only by using a proper
measurement and calculation method. On the other hand, the elimination of a much higher number of
harmonics at the expense of a higher switching frequency would reduce significantly the size of the
LCL filter and hence the amount of low-order harmonics sinked from the grid.
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Abstract: To prevent short-circuits between the upper and lower switches of power converters
from over-current protection, the dead time is mandatory in the switching gating signal for
voltage source converters. However, this results in many negative effects on system operations,
such as output voltage and current distortions (e.g., increased level of fifth and seventh
harmonics), zero-current-clamping phenomenon, and output fundamental-frequency voltage
reduction. Many solutions have been presented to cope with this problem. First, the dead-time
effect is analyzed by taking into account factors such as the zero-clamping phenomenon, voltage
drops on diodes and transistors, and the parameters of inverter loads, as well as the parasitic
nature of semiconductor switches. Second, the state-of-the-art dead-time compensation algorithms
are presented in this paper. Third, the advantages and disadvantages of existing algorithms are
discussed, together with the future trends of dead-time compensation algorithms. This article
provides a complete scenario of dead-time compensation with control strategies for voltage source
converters for researchers to identify suitable solutions based on demand and application.
Keywords: dead-time compensation; power converters; harmonics
1. Introduction
Power converters are widely used in industrial applications, such as photovoltaic (PV) power
systems [1], adjustable speed drive systems [2], and wind energy systems [3]. With the development of
power electronics technology and switching power devices, more advanced converters are receiving
widespread attention. A dual output single-phase current source inverter has been proposed for
microgrid applications. It utilizes six switches to handle power flows to two independent loads with
the same or different voltage ratings [4]. The interaction of the cyber twin model by a cyber integration
layer with the physical device is needed for effective control of the system. The interest in grid-tied
PV transformer-less inverters has increased rapidly because of their higher efficiency and lower cost
compared to traditional line transformer inverters. Some new transformer-less have been proposed
such as ESI [5], CH5 [6]. The results show that the novel topologies change the common-mode
behavior, which consequently allows a significant reduction of ground leakage current. On the other
hand, the high-frequency-based medium voltage inverters are used in renewable energy. However,
the power quality is compromised as a result of the increase in common mode noise currents by the
high inter-winding parasitic capacitance in high-frequency link transformers. To solve this problem,
the modified design of a toroid ferrite core transformer offers more resistance to temperature increases
without the use of any cooling agent or external circuitry power sources for power transmission [7].
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In practice, the power switches (e.g., Insulated Gate Bipolar Transistor (IGBT)) of the voltage
source converter have non-ideal features, such as rising and falling time. In order to avoid short
circuits of power switches, the dead time is mandatory for operating voltage source converters [8,9],
that is, a dead time is set between the driving signals of the upper and lower switches on each bridge
arm. In the case of a single pulse, the dead-time effect is not obvious in a speed control system with
a low carrier frequency and low performance requirement. However, the dead-time effect in one cycle
has a cumulative effect. When the converter operates at low speed and high switching frequency,
the accumulated dead-time effect will cause the voltage and current to contain a large number of
harmonic components, and will generate a zero-current-clamping phenomenon. The greater the
switching frequency is, the more adverse this phenomenon is. Moreover, in the case of frequency
conversion, the speed regulation and dead-time effect causes the motor to generate a large pulsating
torque and additional loss. Therefore, the dead-time compensation is one of the most important issues
for power converters.
There are two kinds of algorithms for dead-time compensation. One compensates by both
software and hardware. The hardware detection circuit is used to judge whether the anti-parallel
diode is turned on for the current direction detection. The compensated voltage signal is obtained by
comparing the actual voltage and voltage reference. Software is used for the compensation algorithm.
The major limitation of this method is that the reliability of the hardware detection circuit cannot be
guaranteed, and the complexity of the system is increased. The other method is to simply use the
software compensation algorithms only. This kind of method does not require a hardware detection
circuit, and is simple and flexible for practical implementations. The classification of the dead-time
compensation methods is shown in Figure 1. In general, dead-time compensation methods are divided
into three methods: time compensation method; average voltage compensation method; and other
methods, which use existing mature modulation technologies. Among these, the time compensation
method is most widely used, with other methods using closed loop control.
The remainder of the paper is organized as follows. First, the dead-time effects on the harmonics
of the output voltage are elaborated. Second, the different dead-time compensation methods are
classified and summarized in detail, and the advantages and disadvantages of various methods
are discussed.
Figure 1. Classification of dead-time compensation algorithms.
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2. Dead-time Effect Analysis
In practice, there are voltage source converters [10] and current source converters [11]. The former
is the main topic of this paper. Assuming that when the current flows into the grid, the direction is
positive, the driving signal waveform and output voltage waveform of the power switch are shown in
Figure 2. The elements of Figure 2 are as follows:
Figure 2a is the waveform of the switch driving signal in the ideal state without dead time.
Figure 2b is the waveform of the switch driving signal with a dead-time state.
Figure 2c is the ideal waveform of the output voltage.
Figure 2d is the actual waveform of the output voltage when i > 0.
Figure 2e is the actual waveform of the output voltage when i < 0.
Figure 3 takes phase A as an example to analyze the effect of dead time on the output voltage
and current.
Figure 2. Power switch device driving waveform and output voltage waveform.
Figure 3. Phase a of voltage source inverter.
2.1. Effect of Dead Time on Output Voltage
From Figure 2, it is clear that there is an error between the actual and ideal values of the output
voltage. The error voltage of phase A can be obtained as follows, where Td is the dead-time, and f c is
the switching frequency:
ΔuA =
{
fcTdUdc iA > 0
− fcTdUdc iA < 0
(1)
Three-phase phase voltage errors can be analyzed from the Fourier series point of view, as shown
in Equation (2), where n = 1, 3, 5, 7, 11, 13, . . . , and ω is the angular frequency of the output voltage.
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The output voltage of phase A by taking the dead-time effect into account can be expressed as:
UA0 = MUdc sin(ωt + ϕ) + ΔUAN
=
[
MUdc sin(ωt + ϕ) + 4π fcTdUdc sin(ωt)
]
+ 4π fcTdUdc
[
1
3 (3ωt) +
1
5 (5ωt) +
1
7 (7ωt) + . . .
] (3)
where M is the modulation index and ϕ is the power factor angle. The harmonic voltage amplitude
decreases as the harmonic order rises. The higher harmonics can be filtered by a low-pass filter,
while the low-order harmonics are difficult to attenuate and result in undesirable voltage distortion.
2.2. Zero-Current-Clamping Phenomenon Caused by Dead Time
Zero-current clamping means that the current is close to zero in any direction during dead
time. Due to the freewheeling action of the freewheeling diode, the current magnitude decreases.
When the magnitude of the current is near zero, the dead time begins. Then, when the current drops to
zero, the reverse voltage on the diode will prevent the reverse increase of the current, which keeps
the current near zero during the remaining dead time. When the output voltage is almost zero,
the zero-current-clamping phenomenon causes current distortion and torque ripples. Henceforth,
dead-time compensation becomes mandatory for voltage source converters.
Figure 4 is a schematic diagram of zero-current clamping of a voltage source inverter.
From Figure 4, the following conclusions can be drawn as follows:
(1) The zero-current clamping of the inverter dead time occurs near the current zero crossing, and the
current is clamped near zero during the entire dead time.
(2) The current is little affected by the dead time for a period of time before zero crossing, and it is
clamped to near zero for a period of time after zero crossing.
Therefore, during the period of zero-current clamping, it is inaccurate to compensate the voltage
error by judging the current direction based on the current only.
Figure 4. Zero-current clamping diagram.
3. Dead Time Compensation Methods
3.1. Pulse Width Adjustment Method
The pulse-width adjustment method (also named the time compensation method) changes the
pulse-width by lagging or leading the turn-on or turn-off time of the power device according to the
dead-time insertion, so as to compensate for the effect of dead time [12,13]. It requires the direct
adjustment of real-time pulse-width in each switching cycle. Therefore, it is relatively complex
to implement. Figure 5 is a schematic diagram of the pulse-width adjustment method, where the
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dead-time compensation method based on pulse-width adjusts to ensure that the output voltage
waveform is the same as the ideal waveform.
Figure 5. Schematic diagram of pulse-width adjustment method.
In order to solve the problems of phase voltage and phase current distortion and zero-current
clamping caused by dead time, a novel adaptive dead-time compensation strategy is proposed in [14].
The strategy does not require current polarity detection. In the synchronous rotating coordinate system,
the observed q-axis disturbance voltage is adjusted by a proportional integral (PI) controller to obtain
the dead-time compensation time. The dead-time compensation time is allocated according to the ratio
of the action time of the two non-zero space voltage vectors.
A tri-carrier Sinusoidal Pulse-Width Modulation (SPWM) used to eliminate dead-time effects is
proposed in [15]. It directly modifies the modulation strategy to remove dead-time. It also can reduce
current harmonics and suppress the current ripple on the AC side of voltage source converters. Triple
carriers are used to modulate the modulating wave. According to the current direction after filtering,
the driving signals are obtained by simple logic operations. This method can improve the performance
of the induction motor (IM).
A dead-time compensation scheme is presented for a six-switch three-phase output inverter
in [16]. The error is compensated by extension or reduction of the switching conduction period.
The extended object, which is a turn-on or turn-off period for each switch, is varied by the direction
and the magnitude relationship of the output current in each phase.
In order to simplify the time compensation algorithm, a method for measuring the narrow pulse
width of a pulse train through a single-channel time analyzer is reported in [17]. This provides no
limit to the dead time of the measurement channel. Simultaneously to the periodic jitter measurement
of the pulse train, it can estimate both pulse-width measurement error and minimum pulse width,
which is determined by specifying a relative measurement error.
Furthermore, the dead-time compensation method presented in [18] reduces the delay time and
minimum pulse width. Therefore, it is able to completely compensate for voltage distortion, even if
the input signal includes narrow pulses.
In [19], the dead time at the initial stage of the pulse-width modulation (PWM) generation is
introduced. The protection algorithm ensures that the two series switches are not conducted at the
same time and no switch is turned on during the dead time.
In the voltage source converter, due to the effect of dead time, the fifth and seventh current
harmonics are generated in the stationary reference frame, and the corresponding sixth current
harmonic is generated in the d-q synchronous reference frame, respectively. A proportional integral
(PI) current regulator in the synchronous frame is used to compensate the distortion results from the
dead time [20].
A correction strategy of major contributors that causes voltage distortion has been put
forward by analyzing and quantifying the contributors [21]. Unlike the previous reported solutions,
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the contributors to voltage distortion are analyzed and quantified. The duty cycle of each phase is
adjusted as a function of current feedback or current command to mitigate the voltage distortion due
to switch dynamics.
The effect of dead time of a three-level neutral-point clamp (NPC) voltage source converter is
discussed in [22]. The self-balancing space vector pulse-width modulation (SVPWM) is presented
to improve the effect of dead-time compensation. It provides a cost-effective pulse-based dead-time
compensation for three-level voltage source converters.
The effect of dead-time, as well as minimum and maximum pulse-width effects, on the continuous
and discontinuous pulse-width modulations, is discussed in [23]. Considering that the controller
is not able to compensate for dead time in the case of minimum pulse-width, two compensation
methods are developed. One solution, used for the moderate modulation index, is to switch between
DPWM (Discontinuous Pulse-Width Modulation) methods to avoid a distorted region and allows
a loss-optimized DPWM method. It is used for the maximum part of the operating time. Another
method, used for the high modulation index, is proposed to maintain the linearity of the fundamental
voltage component. The above two methods are able to reduce the sixth voltage harmonics.
A new integrated dead-time space vector pulse-width modulation technique is proposed to
control a voltage source inverter in [24]. The proposed algorithm is modified to ensure the duty ratios
are independent of sampling time T and carrier frequency f c. After the duty ratios are generated by
using the modified modulation technique, an integrated dead-time insertion block is used for given T
and f c by taking the three-phase duty ratios as inputs.
The fixed dead-time control strategy may lead to unwanted body-diode conduction or momentary
cross-conduction. Considering that the optimum dead time varies with the load current, it is important
to continuously adjust the dead time in a cycle-by-cycle manner. An improved solution is proposed to
predict the optimal dead time and eliminate the cross-conduction and body-diode conduction [25].
It is able to adjust the optimum timing for both the rising and falling edges of the output switching
waveform for the converter.
In [26], the impact of the dead time on common-mode voltage is discussed. A modified
pulse-width modulation method is presented to eliminate common-mode voltage due to the dead-time
effect. Another dead-time compensation method superimposes the square wave on the triangle
wave [27]. The triangle carrier and the square wave have the same frequency. The amplitude of the
square wave is equal to that of the dead time. It is simple to implement in practice. Based on a back
calculation of the current phase angle, a new on-line dead-time compensation method is proposed
in [28]. A detailed switching characterization with dead-time effect in all operation states is discussed
in [29]. A dead-time compensation method for a three-level voltage-source inverter is proposed
in [30]. It is based on the fact that the voltage error caused by dead time depends on current polarity,
and inserts the dead time at the instant of turning on and off of switches. The algorithm is simple and
eliminates current harmonics.
It can be concluded from the above that the advantage of the pulse-width adjustment method
are that the compensation accuracy is high, the voltage is compensated and has no error, and the
compensation method is only related to the polarity of the current. It is simple and intuitive, and has
good real-time performance. However, the pulse-width is simultaneously directly adjusted during
each switching cycle, which occupies a large amount of computing resources of the controller, and the
ambiguity of the zero-crossing point of the current affects the accuracy of the compensation.
3.2. Average Voltage Compensation Method
The average voltage compensation method averages the deviation voltage that is caused by
the difference between the output voltage and ideal output voltage waveform [31]. Dead-time
compensation is completed by feeding forward the averaged deviation voltage. Compared with
the pulse-width adjustment method, it is much simpler. Figure 6 shows a schematic of the average
voltage compensation technique and elaborates in detail.
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Figure 6. Schematic diagram of average voltage compensation method.
The direction of the output current of the converter is sgn(ia):
sgn(ia) =
{
1 (ia > 0)
−1 (ia < 0)
(4)
The dead-time voltage required for each modulation period in bipolar modulation is:
Utdm = − sgn(ia)·2tdTs ·Vdc (5)
where Ts is the switching period, Vdc is the DC voltage and td is the dead-time.
The compensated voltage Utdm superimposed on the modulating wave voltage and compared
with the carrier to obtain a PWM driving signal. This kind of method has the same issues as
the pulse-width adjustment method, such as compensation error around the zero-crossing region.
The major reason for this is that the compensation voltage is determined by the current detection
signal. Therefore, the accuracy of current detection directly affects the compensation accuracy.
In order to minimize the harmonic current distortion caused by dead time, a simple dead-time
compensation technique is proposed in [32]. With a suitable PI current controller, the proposed
technique easily be added into the synchronous reference frame current (cf. d-q axis) control. With the
proposed technique, the output of the PI current controllers can be limited to lower values to reduce
an integral windup problem and improve control capability of the system.
A new dead-time elimination method is proposed in [33]. It uses a low voltage detector circuit
connected in parallel to each device to measure the terminal voltage of power switches. It can reduce
voltage distortion.
An accurate compensation based on the average-value theory is presented in [34].
The compensation factor is adjusted according to the accumulated error within a half period of
the output current. The proposed method evaluates initial compensation voltage according to the
dead-time and switching cycle, and a proportional factor is introduced to the compensation voltage.
The exact compensation factor is obtained by minimizing the harmonic component of the current in
the synchronous frame. The compensation voltage introduced by the dead-time, turn-on/off delay
and voltage drop across the power switches can be accurately identified by the proposed method.
Another method based on the virtual inductor is proposed for dead-time compensation in [35]. It is
able to reduce current distortion. Another improved compensation based on the average error voltage
is proposed in [36]. Different from conventional methods, which have amplitude and phase errors
at the output voltage, it can achieve dead-time compensation with much less amplitude and phase
errors. A new distortion voltage compensation method for eliminating the effect of dead-time on
zero-current clamping is proposed in [37]. The modeling analysis of the dead-time effects on parallel
converters is discussed in [38]. It is useful to evaluate the impact of dead-time on the circulating
current of voltage-source converters.
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In summary, the average voltage compensation method is simple and convenient, easy to
implement, and feasible. However, the zero-crossing detection accuracy is not high enough, and error
compensation will occur, causing new harmonics in the output voltage and current.
3.3. Current Feedback Method
The current feedback dead-time compensation method determines the compensation voltage
by detecting the polarity of the output current of the converter [39]; a schematic diagram is shown
in Figure 7. In practice, it is affected by the dead-time, amplitude and frequency of the current.
Actually, the zero crossing of the current is not easy to detect. Moreover, the necessary current filters
also exacerbate the difficulty of detection of the current polarity, especially when this method is
implemented in software. Severe detection delay will destroy the correct compensation of dead-time.
The current feedback needs to detect the polarity of the phase current and convert the polarity
of the current into a square wave voltage, which is added to the modulation wave of each phase.
This square wave voltage causes the inverter to generate a current phase that is the same as the error
of the compensation voltage. Generally, in the control system, there are three kinds of methods used to
detect the polarity of the current:
A. Direct detection of current zero-crossing point
This method determines the modulation plus or minus compensation voltage according to the
current sign. Its key characteristic is its simplicity, but it needs to accurately detect the current
zero-crossing point, especially when the frequency is relatively low, or else it will lead to incorrect
compensation because the current zero-crossing point is not obvious.
B. Prediction of zero-crossing point
This method is an improvement of method (A), realizing the advance detection of the current
zero-crossing point, which is usually used for high-frequency bands. It has a good compensation effect.
C. Dead-time compensation based on rotor magnetic field orientation
The method performs coordinate transformation on the three-phase output current, then calculates
the current vector angle according to the synchronous rotation angle of the rotor field orientation,
and finally compensates for the dead time according to the current vector angle. Usually,
the three-phase output current pulse has a better compensation effect.
Figure 7 shows a schematic of current feedback compensation. It is known that, due to the
influence of dead-time, the output current contains harmonics. A method named the current harmonic
filter method calculates the compensation voltage by filtering the sixth current harmonic in the d-q
synchronous rotating coordinate system [40,41]. The output current of the grid-tied inverter contains
odd-numbered harmonics because of dead-time and nonlinear characteristics of the switching devices.
A new compensation algorithm using the second-order generalized integrator (SOGI) is proposed to
reduce the dead-time effect [42]. By using synchronous reference frame, even-harmonic components are
generated by the dead-time effect. Accordingly, SOGI detects the specific frequency used to reduce the
dead-time effect. This algorithm does not require any additional hardware or other information, except
phase current and grid angle information. The output current harmonics are effectively eliminated by
controlling the error terms of d-q axis currents.
A novel method of compensating for dead-time effects, which uses a feed-forward approach for
the standard compensation and a feedback loop with adaptive harmonic compensator to suppress the
persistent sixth harmonic components in the d-q axis current, is presented in [40]. This method does
not rely on parameter calculation.
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Figure 7. Schematic diagram of current feedback compensation method.
In [41], a novel online dead-time compensation strategy for a vector controlled permanent-magnet
synchronous motor (PMSM) is proposed. The output of the adaptive method is a slowly time-varying
voltage, which is used to compensate for output voltage distortion. Although the current harmonic
filtering method does not depend on current polarity detection and motor parameters, it is affected by
the zero-current-clamping phenomenon.
In a voltage source converter, the dead-time effect can be divided into the controlling dead-time
effect and switching dead-time effect. The switching dead-time effect includes the turn-on and
turn-off time delay of the power devices, the voltage drop of the power devices, and the influence of
parasitic capacitance. In order to reduce the switching dead-time effect, a dead-time compensation
method to reduce the influence of zero-current-clamping and parasitic capacitance has been raised [43].
The method is used to calculate the three-phase compensation voltage according to the polarity of the
three-phase current and the compensation time, and to correct the error polarity of the compensation
voltage caused by the zero-current-clamping phenomenon. Since the magnitude of the compensation
voltage varies with the current, this method has the disadvantage that the reference quantity is the
amount of change when the voltage polarity is corrected.
The polarity of the current is often difficult to determine accurately, mainly because the accuracy
of the current detection is affected by the dead-time, amplitude and frequency of the current, thus the
output current of the converter is distorted in the zero region and the current zero-crossing point is
more difficult to determine.
The dead-time effect is created by using the change of the slope of the current waveform caused
by dead time to compensate for the deviation voltage [44], but this method relies on the correct
judgment of the polarity of the current. If the polarity is judged incorrectly, it will lead to a worse
compensation effect.
In order to reduce the voltage error and current waveform distortion caused by dead time, current
feedback control is applied to a three-phase power factor correction rectifier and power device ripple
filter with a small capacitance value using a high feedback coefficient [45]. Since the small capacitor
on the AC side easily leads to system instability under a high feedback coefficient [46], this method
cannot effectively suppress the current ripple due to dead time.
A method compensating for dead-time harmonics by including a harmonic compensator
with a current controller is proposed in [47]. A multiple-parallel resonant controller is adopted,
which enables selectively canceling out the harmonic components or a repetitive controller mitigates
all harmonics below the Nyquist frequency.
For the well-known problem of determining the current polarity in the zero-crossing region of
the current, a solution to minimize the voltage distortion in the zero-crossing region is discussed [48].
In the proposed solution, the polarity of the current and its instantaneous value is employed to correct
the pulse-width. The experimental results show that the compensating term is maintained at a fixed
value no matter the polarity and magnitude of the current flowing through the power switch.
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For the problem of a low current with multiple zero-crossing points during a switching period,
a new method which uses a model for calculating the voltage error caused by dead time has been
put forward [49]. This determines the dwell time and integrates the volt-seconds for a half period of
the triangular carrier. Each half period of the triangular carrier split to time segments. The resulting
error voltage is used to calculate a new compensated duty factor. Another method that uses the model
to calculate the deviation voltage caused by dead time is introduced in [50]. It uses a model to split
each half period of the triangular carrier into time segments where the slopes of the currents in all
phases and the output voltage of all semiconductor phase legs are constant. It determines the duration
of each time segment and integrates the voltage-seconds for a half period of the triangular carrier.
The resulting error voltage can be used to calculate a new duty cycle to compensate for dead time.
As is known, the amplitude of the square wave modulated by SPWM is basically constant, and the
amplitude can be estimated without additional hardware. The structure is simple, easy to implement,
and has a practical application value. On the other hand, the compensation effect is greatly affected
by the current detection accuracy, and accuracy of the zero-crossing point of the current detection
becomes the decisive factor in determining the compensation effect.
3.4. Voltage Feedback Method
The voltage feedback dead-time compensation method compares the actual output voltage of
each phase with the reference output voltage to obtain the deviation voltage, and superimposes the
deviation voltage with the reference voltage to obtain a new reference voltage [51]. Because each
comparison must be corrected at the next switching cycle and the output voltage must be accurately
detected, this method also has hysteresis and is complicated to implement. Figure 8 shows a schematic
of voltage feedback compensation.
Figure 8. Schematic diagram of the voltage feedback compensation method.
The error voltage vector caused by the dead-time effect of the PWM inverter is given by [52].
Using the vector synthesis method, the formulae for calculating the amplitude and phase of the
composite voltage vector are deduced, and the characteristics of the composite voltage vector are
analyzed by simulation. In order to ensure that the actual opening time of the switch tube is equal
to the ideal given opening time, a dead-time compensation method is proposed. Combined with the
characteristics of SVPWM, a simplified formula is obtained. In order to eliminate the error voltage
vector, a dead-time voltage compensation method is proposed. According to the difference between
SPWM and SVPWM, the equations for dead-time voltage compensation in the stator three-phase
stationary frame and the two-phase stationary frame are calculated separately. The experimental results
show that the proposed compensation method can improve the output performance of the inverter.
In some control strategies, it is necessary to use the output voltage to calculate some state values,
but it is difficult to accurately measure the output voltage of the converter. Therefore, the reference
voltage is often used in place of the actual output voltage. However, due to the effect of the dead time
of the power devices, the output voltage is distorted, resulting in inconsistency with the reference
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voltage. Therefore, the reference voltage is used instead of the output voltage after compensating the
output voltage [53].
The classical dead-time compensation scheme is to add an extra voltage command to counteract
the voltage error using a similar approach. The compensation signal is generated based on the precise
analytical voltage. The voltage deviation can be compensated by adjusting pulse-width accordingly.
According to the current feedback compensation methods, the distortion of the output voltage
results in the generation of fifth and seventh harmonics in the current of the stationary coordinate
system, and the generation of the sixth harmonic in the current of the synchronous rotating coordinate
system. Various harmonic attenuation methods are proposed [54–58]. The output signal of the PI
current regulator in the synchronous coordinate system, which is used to compensate for voltage
distortion, is selected and processed in [59]. This method reduces voltage distortion by compensating
the d-axis output voltage and the q-axis current regulator.
It is known that the deviation voltage is directly detected, and that the error caused by the
dead-time effect can be eliminated and is not affected by the change of the load current. This structure
is complicated, and an additional voltage detecting circuit is needed. The small dead-time value
requires real-time and accurate detection.
3.5. Adaptive Dead-Time Compensation Method
During processing and analysis, the adaptive control method automatically adjusts the processing
method, sequence, parameters, boundary conditions, or constraint conditions to adapt to the statistical
distribution characteristics and structural characteristics of the processed data to obtain the best
treatment effect.
An adaptive observer-based method, which does not require current polarity detection, is brought
forward in [14]. This method uses the PI controller to adjust the q-axis disturbance voltage observed in
the synchronous rotating coordinate system to obtain the compensation time of dead time. On the
basis of conventional SVPWM [60], in each sector, the compensation time is allocated according to the
ratio of the dwell time of the two non-zero space voltage vectors. Finally, the dwell times of the two
vectors, respectively, are compensated by the allocated compensation time. An adaptive estimation
principle diagram of compensation time based on disturbance observer is shown in Figure 9, where PI
is the proportional integral controller, uqdis is the q-axis disturbance from the disturbance observer.
The compensation time is obtained by the disturbance and the PI regulator.
Figure 9. Adaptive estimation of dead-time compensation time based on disturbance observer.
The conventional sliding mode observer (SMO) collects the rotor position angle by identifying
rotor position angle, and needs to introduce a phase-locked loop (PLL) to realize the reverse control.
It has certain limitations, including massive calculation, slow dynamic response and complex methods,
and not taking the effect from the inverter dead time on the estimation model into consideration during
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the identifying process. To solve the problems, a new sensorless control method for the adaptive SMO
based on a rotating coordinate system and considering dead-time has been proposed [61]. Based on
the conventional hypothetical rotational co-ordination system approach, and combined with the model
motor approach, this method takes the rotation speed of the hypothetical coordination system as
a controlled variable and improves the response speed. Meanwhile, the voltage change triggered by
the inverter’s dead time is taken into consideration and the motor current control is achieved through
the SMO, which reduces the error between the model and actual motor current to be zero. This method
can be realized easily and achieves the motor’s positive-negative rotation control.
A dead-time optimization technique for a two-level voltage source converter using turn-off
transition monitoring is proposed in [62]. By tracking the change of the load on-line, the method
can adaptively calculate the optimum width of the inductor current zero-crossing region to eliminate
the dead-time effect of the zero-crossing region and the non-zero-crossing region, respectively.
This technique can effectively eliminate dead time regardless of the load during the entire modulation
period. This method not only reduces the output voltage’s fundamental distortion and low harmonic
content, but also introduces the adaptive algorithm, greatly reducing the accuracy requirements of
the current sampling device and effectively improving the practicality of the dead-time elimination
method and the reliability of system.
In [63], an adaptive dead-time compensation strategy to obtain fundamental phase voltage for
inverter-fed vector-controlled PMSM drives proposed. A phase dead-time compensation voltage
(DTCV), which is used to compensate for the disturbance voltage, is transformed into q-axis DTCV
in the rotor reference frame. The relationship between dead-time compensation time (DTCT) and
the q-axis DTCV, when the d-axis current is zero, is investigated. In this study, the q-axis DTCV is
considered to be the same as the q-axis interference voltage. Adaptive DTCT is used to determine the
amplitude of the phase DTCV. Since only the amplitude of the phase DTCV is adjusted, this method
has less influence on the estimation delay of the disturbance observer.
There is a dead-time problem in the PWM control of the motor, and it seriously affects the
performance of the motor. In order to eliminate the influence of noise, an adaptive filtering method
has been presented [64]. The response speed of the filter is improved by the dynamic convergence
coefficient. Experimental results show that this filtering method is highly suitable for dead-time
compensation, which is based on the current vector. Compared with other noise removal methods,
the algorithm is concise and easy to program.
Based on the influence of dead time on the PMSM inverter, a dead-time compensation method
based on the Kalman filter has been brought forward [65]. This method is used to filter system noise
and the generation of fifth and seventh harmonics in the α and β static coordinate frame, so as to obtain
the direction of the three-phase current and the error voltage vector reduced by dead time. According
to the error voltage vector, the dead-time effect can be suppressed. The experimental results show that
the proposed method can effectively improve the output current waveform of the inverter and the
performance of the PMSM system.
In [40], an adaptive dead-time compensation method based on sixth harmonic elimination is
proposed. In order to improve the performance of the control algorithm, the method uses an adaptive
harmonic filter to suppress the sixth harmonic. PI controllers are used in the proposed method.
These controllers have appropriate parameters and effectively suppress the sixth harmonic current in
the d-q axis.
Aiming at the online dead-time compensation for PMSM, which is controlled by a vector, a new
online dead-time compensation strategy has been discussed [41]. The proposed method is composed of
two parts. The first independent part of the parameter is an adaptive method based on the monitoring
of harmonic distortion in the d-axis current. Therefore, the criterion is defined as the sum of squared
direct axis current between the two zero-crossing points of the phase current. The criterion is minimize
by the PI controller, and the output of the PI controller is a slowly time-varying voltage, used to
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calculate the compensation voltage. This method is extended by the constant voltage disturbance
observer of the PMSM model.
Some industrial processes are affected by not only different gain and time constants, but also
dead-time. For such industrial processes, the present classic self-regulating regulator is not applicable
because it needs the time delay of the process.
In order to control the switching time and simultaneously eliminate the power losses caused by
body-diode conduction, power-stage shoot-through current and inductor reverse current, an adaptive
inverter-based dead-time controller for synchronous DC-DC converter is proposed in [66]. To achieve
even faster comparison, an inverter is used to replace the high-speed comparators in the proposed
dead-time controller. In addition, a two-step (coarse- and fine-tuning) dynamic delay generator
is proposed for accurate switching time and a wider dead-time correction range comparing to the
conventional design. Thanks to the novel adaptive dead-time controller, it is able to dynamically adjust
the dead-time to its optimal value with a very wide load range.
An adaptive-linear-neuron (ADALINE)-based dead-time compensation method used for
vector-controlled PMSM drives is put forward in [67]. Four ADALINEs are employed in the proposed
method. Two ADALINEs are used for estimating the sixth-order harmonic components of d-q axes
currents, and the other two used for generating the compensation voltages of d-q axes. Without
any additional hardware and complicated signal processing algorithms required, the method is easy
to implement.
Because of fault tolerance, adaptive dead-time compensation has the ability to adapt to changes
in dynamic behavior of controlled objects, parameters and operating conditions. On the other hand,
the disadvantage of this method is that simple fuzzy processing of information will lead to reduced
control accuracy and dynamic quality of the system, and the design is not systematic and cannot define
control objectives.
3.6. Predictive Current Control
The predictive current control method uses predictive control to control the voltage source
converter; that is, to use the known state of the present sampling point, the circuit model, and the
reference current of the next sampling point to predict the voltage that can make the output current
reach the desired current [68]. This method is implemented only with software. Figure 10 shows the
schematic of predictive current control.
Figure 10. Adaptive estimation of dead-time compensation time based on disturbance observer.
In order to improve the adaptability of the system, a novel closed-loop adaptive method is
proposed in [69]. The method uses the duty ratio instead of the average deviation voltage, and feeds
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forward the duty cycle of the compensation time. Simultaneously, the method uses the predictive
current controller (PCC) to regulate the phase current. The method is simple to implement, has high
computational efficiency, and is easily added to the existing PCC. This method can enhance the
dead-time suppression capability of the PCC without modifying the internal structure.
With dead-time compensation, a control method of a doubly-fed induction generator with
a three-level midpoint-clamped inverter with dead-time compensation is described in [70].
The principle of the proposed control scheme is to use a dynamic model to predict the voltage
value, the rotor current and the DC bus capacitor voltage vector of the next sample point. However,
dead time also can cause errors in the established model. Therefore, taking dead time in the model
into account, active and reactive power can be estimated based on the stator flux and rotor currents to
compensate for dead-time effects. The cost function in this prediction algorithm considers active power,
reactive power, and the error between the reference capacitor voltage and the actual. The algorithm
selects the optimal switching state of the minimum value function to achieve the purpose of reducing
the switching frequency and the common mode voltage.
A predictor structure derived from the filtered Smith predictor is discussed clearly in [71].
The structure is used to simplify the tuning in the robustness of model predictive controllers (MPCs)
and improve robustness. The stability and robustness of linear MPCs are analyzed, and this method is
extended to nonlinear MPCs of a class of nonlinear systems. The key idea of this method is to separate
the predictive structure from the optimization phase in order to guarantee input-to-state stability and
constraint satisfaction by using an equivalent dead-time free system.
Although the MPC technique can easily deal with the dead-time effect due to its internal prediction
structure, in order to improve robustness an appropriate predictor for the MPC algorithm needs to
be defined. A filter-based Smith prediction structure is put forward in [64]. This prediction structure
simplifies the traditional prediction algorithm and improves robustness. The key to this method is to
separate the predictor structure from the optimization phase so that stability can be guaranteed using
an equivalent system without dead time so that the constraints are satisfied.
A predictive method which allows the compensation of dead-time in a Voltage Source Inverter
(VSI) feeding an Induction Motor (IM) with the control of SVPWM is discussed in [72]. Based on
the step-by-step analytical prediction of the stator phase currents, the method modifies the reference
space vector of the feeding voltage. In this way, the effects of dead time can be taken into account
and compensated for. It is known that the predictive current control can be used to eliminate the
adverse effects of control delays. This method is essentially a control algorithm based on an accurate
mathematical model, and its control effect depends on the accuracy of the parameters of the
grid-connected converter and, especially, the accuracy of the filter inductor.
3.7. Dead-Time Compensation Method Based on Disturbance Observer
The basic idea of the disturbance observer is to construct a disturbance signal observer based on
the error between the actual model and the reference model. The dead-time compensation method
based on the disturbance observer uses a disturbance voltage observer based on making the output
current as the input of the observer, and to estimate the disturbance voltage caused by dead time.
The estimated disturbance voltage is used to compensate for dead time [73].
This method is implemented only with software; Figure 11 shows a schematic of the dead-time
compensation method based on the disturbance observer [74]. In Figure 11, the reference input voltage
usr* consists of the input reference and the disturbance voltage.
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Figure 11. Schematic diagram of disturbance observer method.
A novel procedure for PI feedback and lead-lag filter design is introduced in [75]. The proposed
controller uses a robust tuning rule that is complemented be filters and is used for improving reference
current and measurable disturbance responses. When perfect measurable disturbance compensation is
not possible due to dead time, the proposed control provides a smaller integral error.
In order to improve the static and dynamic output performance of Uninterrupted Power Supply
(UPS) inverters without adding sensors, a digital control strategy is proposed in [76]. This strategy uses
the area equivalence principle to equate the dead-time voltage with a square-wave disturbance voltage,
and regards the output current as the disturbance current of the control system, and the feed-forward
control is used to compensate voltage and current. Because this method uses the differential operation
of the output voltage to obtain the output filter capacitor current value, even if the current sensor is
not used, the quasi-double loop control of the UPS inverter is still achieved.
In [77], an auto-tuning control system based on the modified Smith-predictor is proposed for use
as an effective dead-time compensator. In order to improve the anti-interference ability, the system
adds a feedback loop, used in a cascade structure. At the same time, this study provides several
optimization rules of the main controller.
In the presence of interval parameter uncertainty, a novel method used to tune a PI compensator
with dead time has been proposed [78]. Based on the optimization of load disturbance rejection,
the method constrains the magnitude of the sensitivity and complementary sensitivity functions.
A simple and direct compensation technique to solve voltage distortion in a three-phase VSI
has been introduced [79]. The proposed method calculates the practical voltage drop of the power
devices in a sampling period according to the current polarity. The average voltage deviation is
calculated by the difference between the actual voltage and reference voltage. The SVPWM switching
intervals of each phase are derived by the average output voltages, and calculated according to
the current polarity and nonlinear voltage distortion to compensate for the output voltage errors.
The proposed compensation method is extremely easy to implement without any additional cost and
software burden.
A new dead-time compensation method using the signal of the integrator output of the
synchronous d-axis current regulator has been proposed [80]. The method can reduce voltage distortion
by compensating for the output voltages of the d-q axis current regulator. This method does not
require an additional hardware circuit, and can be adapted not only for the steady state but also for
transient states.
This method relies on a simple principle and simple control structure, and needs few measurement
parameters. Though it is easy to implement, the tracking step size of the method cannot balance
response speed and accuracy. If the search step is too small, the search speed becomes slower; if the
search step is too long, it is easy to cause oscillation and affect system stability.
3.8. Invalid Switch Elimination Method
The invalid switch elimination method, which is only valid for switches needing anti-parallel
diodes such as IGBTs, has been the main method researched by scholars in recent years. The principle
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is that by analyzing the effective device of the converter, the invalid power device in the same bridge
arm can be turned off, and the anti-parallel diode is freewheeling, so that there is no need for adding
dead time. Therefore, the phenomenon of straight through of the upper and lower tubes of the same
bridge arm can be avoided [81]. Because wrong current polarity detection can cause severe voltage
distortion, even if the invalid switch elimination method does not consider turn on-off time and the
voltage drop of power devices, it requires high-accuracy current polarity detection. The single-phase
VSI circuit is an example for analyzing the mechanism of dead-time elimination.
The following is an analysis of the principle of an invalid switch elimination method outside the
threshold range. Instantaneously, the output current ia > 0, the driving signals of VT1, VT4 are turned
on, and the inverter is in the power device conducting-state, as shown in Figure 12a. VT1 and VT4 are
turned on, and VT2 and VT3 are turned off; when the driving signal of VT1 is turned off, the inverter
is in the diode freewheeling state, as shown in Figure 12b. At this time, VT1 is turned off and VD2
is freewheeling. From the above analysis, no matter whether VT2 has a driving signal, ia does not
flow through VT2, so VT2 can be called the invalid switch. Therefore, the driving signal of VT2 can be
closed when ia > 0. Similarly, when the output current ia < 0, the driving signal of VT1 can be closed.
This method not only ensures that the upper and lower power devices on the same bridge arm will
not pass through, it does not affect the inverter output current ia waveform.
Because the polarity of the current changes frequently around the zero-crossing point, the invalid
switch elimination method needs to add a threshold near the zero-crossing point [82]. Outside the
threshold range, the invalid power device driving signals are turned off; within the threshold range,
the inactive power device is reused, and the dead time is added to the driving signals of the upper
and lower power devices in the same bridge arm. The key to this kind of method is how to select the
threshold range. If the value is not accurate enough, the phenomenon of inaccurate compensation will
occur near the threshold value, thus introducing harmonics.
Figure 12. Current flow direction when the phase current ia > 0.
Based upon the fact that the self-commutation switch device of an inverter phase would not
turn on even though the gate-driving signal is supplied, the dead-time minimization algorithm is
proposed in [83]. Using this method, the number of inverter switches is almost reduced to half that of
the conventional method.
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The invalid switch elimination method is adopted in dead-time compensation, used in the vector
controlled PMSM system [84]. Above the threshold, the control strategy is based on the invalid switch
elimination method; below the threshold, the dead-time compensation strategy is adopted to eliminate
the voltage error caused by the current fluctuations and zero-current-clamping phenomena. This new
strategy improves system stability and achieves desired control performance.
A novel IGBT gate-drive method is easily implemented in the IGBT gate driver of a PWM voltage
source converter [85]. Using this method, the upper and lower IGBT gate drivers on the same bridge
arm can receive the ideal complementary PWM signal without dead time. If the freewheeling diode
conducts current, the gate driver turns off the IGBT, which parallels with this diode. This novel method
can effectively operate with low current, low output frequency.
A dead-time elimination scheme for a converter that is controlled by PWM is proposed in [86].
The presented scheme proposes a current polarity detection circuit, which requires one power source
only for a converter and a PWM control method without dead time. The proposed method dramatically
improves output voltage loss and current distortion.
A novel strategy of dead-time elimination method for an H-bridge VSI and a new current polarity
detection circuit used to remove dead time between signals are presented in [87]. The proposed
detection circuit is based on the conduction states of two low anti-parallel diodes, and requires one
power supply. Moreover, this proposed circuit can accurately detect low current polarity even at low
output frequencies unlike current sensors.
A SVPWM control method based on a hybrid voltage vector has been put forward to avoid the
effect of dead time [88]. This paper presents a novel method to compensate for dead-time effects by
combining the 180◦ conduction type and 120◦ conduction type. In this method, an arbitrary space
voltage vector is synthesized with the 12 basic voltage vectors. As a result, the novel control algorithm
without dead time reduces the waveform distortion and harmonic content of the output voltage and
improves the utilization of the DC bus voltage.
The invalid switch elimination method mainly relies on the accurate detection of the conduction
state of each power device, so a hardware detection circuit is introduced in [89]. Due to the
increase of hardware circuits, these methods have the disadvantages of increased experimental costs,
poor reliability, and noise generation.
Based on the dead-time elimination method, a new switching strategy for PWM power converters
has been proposed [90]. This strategy uses the polarity information of the reference current instead of
the real current.
In [91], in order to deal with the dead-time control around the zero-current-crossing points,
an immune algorithm based on the dead-time elimination PWM control strategy is proposed.
This algorithm restricts the control sequence to a specified level around the zero-crossing region.
Compared with traditional methods, the method can resolve the problem of detection around zero-the
crossing point without a hardware detection circuit.
The dead-time effect in a synchronous d-q reference frame is studied in [92], and an average model
of the inverter capable of capturing the low-frequency harmonic content in the load current along
with the fundamental component is also developed. The average models are shown to consume less
computation time.
In addition to the invalid switch method, other scholars proposed methods of not setting the
dead time from the perspective of the control method [93]. A new dead-time elimination method
for a nine-switch converter is proposed in [94]. The proposed method assumes that the unique
switching elements of the nine-switch converter to operate at several subintervals are divided during
a fundamental period. Due to the unidirectional conducting characteristics of the switching unit,
the nine-switch converter can operate without dead time. In addition, for a special subperiod in which
no switching unit can be used, a novel driving signal conversion method is proposed to eliminate dead
time. A non-dead-time SPWM control strategy for a grid-connected inverter based on a modulation
function is put forward in [95]. The phase separation control is used to achieve the decoupling of the
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three-phase grid-connected current and modulation function. Then the decoupled grid-connected
current modulation function is used to perform the dead-time SPWM control. This control strategy
is simple and effective, further guarantees the reliability of the dead-time modulation strategy,
and removes the dependence of the traditional method on the hardware detection circuit.
The invalid switch elimination method enables the driving pulses of the upper and lower
switching devices to alternate according to the current polarity. However, there is a certain
degree of ambiguity in current zero-crossing and it is difficult to measure. Because the double
second-order generalized integrator frequency-locked loop (DSOGI-FLL) has the noise-attenuation and
frequency-adaptability characteristics, it is used to detect the current polarity. The DSOGI-FLL-based
invalid switch elimination method is proposed in [96], and an improvement in the form of a delay
compensation term is inserted in the DSOGI-FLL to compensate for both the current measurement
delay and the control delay to minimize the current zero-crossing distortion. A dead-time elimination
method of PWM controlled inverter is introduced in [97]. This method accurately determines the
direction of the load current by detecting the operating conditions of the power devices and their
antiparallel diodes. A low-cost circuit used to detect the operation of anti-parallel diodes is introduced
in this study. Compared with complex compensators, this method has the characteristics of simple
logic and flexible implementation.
It is known that the control is simple and convenient, easy to implement, and feasible. But this
method cannot completely eliminate the influence of dead time, and it is necessary to set a certain
dead time in a special interval.
3.9. The Volt-Second Equilibrium Theory Method
The volt-second equilibrium theory method divides the factors that cause output voltage
distortion into the effects of dead time, switching time, and the voltage drop of the power device [98].
This method builds the converter circuit model off-line to achieve online compensation, and quantifies
the effect of each factor on voltage distortion, since current polarity, detection and voltage error at
the zero-crossing point of the current are the two key points of this method. Most of the dead-time
compensation methods based on the volt-second equilibrium theory directly use the current sensor to
detect the current polarity, but at the zero-crossing point, the current polarity detection is affected by
the zero drift and noise.
Accurate current polarity judgment is achieved by detecting the situation of the two freewheeling
diodes conducting in the same phase bridge [82]. However, the complicated hardware is required for
this solution.
A feed forward voltage-second balancing strategy used in online conditions for monitoring data
of SiC devices is employed in high frequency VSI applications [99]. The turn-off delay and rise/fall
time of drain-source voltage signals are sent to the micro-controller, which is used in an algorithm
to actively adjust the duty cycle of the driving signals to match the voltage-second of the non-ideal
output voltage with an ideal output voltage-second. The monitoring system also allows the method to
eliminate the need for accurate current detection.
A technique to compensate the effect of dead time in sinusoidal a PWM VSI is proposed in [100].
In order to avoid unfeasible pulse-widths of the driving signals, the compensation is implemented by
adjusting the switching frequency. The variation of the switching frequency is defined by a simple
scalar equation that can easily be included in the software of any drive system.
A feedback–feedforward phase voltage compensation method, based on derived expression of
error voltage is proposed in [101]. Using a simple hardware circuit is used to obtain the actual output
of the VSI as feedback with which precise compensation amplitude can be calculated. This method can
also detect the current polarity by reconstructing the phase current from filtered current components
with a Kalman filter. Using this method to compensate for dead time can improve the system stability.
For the duty cycle error of the drive signal, most studies use off-line compensation methods;
however, these take a lot of time. In order to achieve online measurement of the error of the voltage
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duty cycle, a simple hardware circuit is designed in [102]. However, due to the parasitic capacitor of
the power device, the slope of the terminal voltage will change at the zero-crossing point of the current.
At the same time, this kind of hardware circuit will produce more duty cycle errors.
Based on the power device circuit, some models are formulated in [103]. These models mainly
consider the parasitic capacitance, but rely on current detection, so the accuracy of the voltage error
calculation at the zero-crossing point of current is still relatively low. Although the methods based on
the principle of volt-second equilibrium seem to be accurate, this method needs to solve the problem
of weak current measurement in a noisy environment.
A new method of deadtime effect compensation based on additional current measurements
realized by analog-to-digital converters is proposed in [104]. Because the measurements are carried
out at the time instants specified by a PWM strategy, they can easily estimate the voltage error caused
by dead time. The voltage error is compensated for during the next switching period by modification
of a reference voltage. Experimental results prove that the change of the time instant of additional
measurements will give better results in the case of other low-pass filter parameters.
3.10. Repetitive Control
Dead time can be seen as a periodic disturbance signal that can be compensated by a repetitive
controller [105]. Repetitive control is based on the internal model principle [106]. The internal model
principle means that if the signal generator contains a reference command in a stable closed-loop
system, the controlled output can follow the reference command without a steady-state error. If the
system requires a zero steady-state error for the sinusoidal input, the model of the sine function should
be included in the stable closed-loop transfer function. Due to the limited system bandwidth, it is
impossible to eliminate all harmonics. The repetitive controller is mainly used to reduce the low-order
harmonic distortion caused by dead time.
Figure 13 is a discrete block diagram of a repetitive controller used to compensate dead-time,
where r(k) is the reference sinusoidal signal, y(k) is the output voltage of the inverter, d(k) is the
disturbance signal caused by the dead-time, e(k) is the error voltage, and rc(k) is the reference instruction
after being compensated. The transfer function P(z−1) represents the SPWM inverter model, Q(z−1) is
a band limited filter, and S(z−1) is a compensator of the repetitive control loop. The repetitive controller
calculates the compensation voltage according to the output voltage error, and the compensation
voltage is added to the initial sinusoidal reference value for dead-time compensation.
Figure 13. Schematic diagram of repetitive control.
Repetitive control can effectively suppress the harmonic current of the grid due to the infinite
gain at each harmonic of the full frequency band. However, because repetitive control is equivalent
to an infinite number of resonant terms connected in parallel, it also has problems, such as a narrow
resonant frequency band and poor resistance to frequency fluctuation. Therefore, there is a control
delay, which will affect the dynamic response of the system.
4. Discussion and Conclusion
The advantages and disadvantages of dead-time compensation methods and the inadequacies of
various compensation methods are summarized in this article.
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For the pulse-width adjustment method, due to the ambiguity of the zero-crossing point, the pulse
width needs to be adjusted in each switching cycle in order to improve the accuracy of the current
polarity determination. The existing method is either computationally complicated or increases the
complexity of the system, so is still difficult to apply industrially.
Compared with the pulse-width adjustment method, the average voltage compensation technique
is simple and convenient to control, and easy to implement. However, if the zero-crossing point
detection accuracy is insufficient, the error compensation phenomenon will still occur. To solve this
intractable problem, the voltage error is estimated online as a disturbance. The estimated value is fed
back to the closed-loop control to avoid direction detection of the zero-crossing point or to reduce the
accuracy requirement for direction detection.
In order to avoid the inaccuracy of current detection, the voltage feedback compensation technique
directly detects the deviation voltage to eliminate the error caused by the dead-time effect. This method
needs to add a complicated voltage detection circuit, and the detection circuit in actual industry will
reduce the reliability and stability of system, so this method has almost no application.
The compensation effect of the current feedback compensation method is greatly affected by the
accuracy of voltage or current detection. The accuracy of the current zero-crossing-point detection
becomes the decisive factor determining the compensation effect. However, compared with the
voltage feedback compensation technique, since the current needs to be detected in the control system,
this method can estimate the feedback current without additional hardware, and the current detection
is easier than the voltage detection. This method is simple in structure and easy to implement, and is
widely used in practical industries, but requires increased detection accuracy.
The volt-second balance principle also relies on correct detection of the polarity of the current,
and current polarity detection is greatly affected by zero drift and noise, which can easily cause false
compensation. At the same time, this method requires a significant amount of software calculation,
occupies lot of space resources, and is not easy to implement.
Due to the presence of high-frequency noise in the current detection channel, in the vicinity of
the current zero-crossing point, error compensation will occur following error detection, which will
aggravate the influence of the dead time. Therefore, all the above traditional compensation schemes
have a common problem, namely, solving the current zero-crossing detection problem. In order to
improve the traditional current detection methods, methods such as the invalid switch elimination
method, the predictive current control method, and the adaptive method are proposed. However,
these methods all require complicated software calculations, so are difficult to implement.
As with the voltage feedback compensation method, in order to avoid the direction detection of the
current zero-crossing-point or to reduce the accuracy requirement for the direction detection, the invalid
switch elimination method can eliminate dead time in most cases based on the optimization of the
on/off state of a switching device, but cannot completely eliminate the dead-time effect. The method
needs to set a certain dead time in a special interval by setting a threshold. For improvement of
the invalid switch elimination method, one method is to set the threshold value, with the linear
compensation within the threshold and the fixed value compensation beyond the threshold. Another
method is to calculate the zero-crossing area width to improve zero-crossing detection.
Dead-time compensation methods based on disturbance observation means the disturbance
voltage vector is no longer related to the polarity of the three-phase current, avoids detecting the
polarity of the phase current, and can realize online real-time compensation for the dead-time effect.
The method is simple to implement, better suppresses the zero-current-clamping phenomenon, and is
widely used in industry, but requires a large amount of software calculation.
Similar to the disturbance observer, predictive current control does not need to detect the current
direction, greatly simplifies the calculation process, and saves system resources. It is a low-cost and
high-efficiency dead-time compensation method. Compared with traditional methods, it effectively
improves the dynamic performance and steady state accuracy of the system. However, errors of system
parameters can have a detrimental effect on dead-time compensation.
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Similarly, the adaptive dead-time compensation method does not need to detect the current
direction, which can effectively suppress the zero-current-clamping phenomenon. This improves the
low-speed running performance of the system, which is simple and easy to implement. At the same
time, this method can observe and compensate the dead-time effect in real time online, and avoid the
undesired phenomenon of dead time caused by offline measurement. However, the fuzzy processing
of information will lead to the reduction of control precision and dynamic quality of the system.
The repetitive control theory was developed for the characteristics of the dead zone effect and the
periodicity of the output voltage distortion caused by phase-controlled rectification. It is applied to the
control of the output voltage waveform of the inverter. Since this control operation is simple and has
good reliability, the repetitive control technique has been widely used. However, repetitive control
only suppresses periodic disturbances, and does not work for non-periodic disturbances.
Looking at the various dead-time effect compensation methods mentioned in the paper, we can
clearly identify the research hotspots and trends of the dead-time compensation methods:
(1) The traditional dead-time compensation schemes need to solve the zero-crossing-point current
direction detection problem to avoid the zero-current-clamping phenomenon and the detection
error of current direction. This problem can be solved in one of two ways: one is to develop
a new method to avoid current detection, while the other is to improve the detection accuracy of
current zero-crossing from the perspective of software and hardware.
(2) Combining the intelligent control theory with the dead-time compensation algorithm optimizes
the existing dead-time compensation methods and improves the compensation effect. The existing
relevant literature attempts to combine intelligent control theory with dead-time compensation,
but only in the laboratory stage, and is far from reaching the point of industrial application.
(3) Develop higher-precision voltage and current detection instruments to improve detection
accuracy. Hence, the existing compensation methods can be further applied.
Finally, the dead-time compensation is a key part for power converter, which directly affects
the output performance, stability and reliability of the control system. Although in-depth research
on dead-time compensation has been conducted and many solutions have been proposed, there are
still certain problems or limitations for these algorithms in practical applications, especially for high
and very high switching frequency operation of power converters with SiC and GaN devices [107].
The principles of various compensation methods have been comprehensively introduced and discussed
in this article. This paper provides a useful reference regarding the selection and further research of
dead-time compensation methods for power converters.
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Abstract: This paper describes the design of an electromagnetic interference (EMI) filter for the
high-frequency link matrix converter (HFLMC). The proposed method aims to systematize the design
process for pre-compliance with CISPR 11 Class B standard in the frequency range 150 kHz to 30 MHz.
This approach can be extended to other current source converters which allows time-savings during
the project of the filter. Conducted emissions are estimated through extended simulation and take
into account the effect of the measurement apparatus. Differential-mode (DM) and common-mode
(CM) filtering stages are projected separately and then integrated in a synergistic way in a single PCB
to reduce volume and weight. A prototype of the filter was constructed and tested in the laboratory.
Experimental results with the characterization of the insertion losses following the CISPR 17 standard
are provided. The attenuation capability of the filter was demonstrated in the final part of the paper.
Keywords: EMI filter; electromagnetic compatibility; AC–DC power converters; electromagnetic
interference filter; matrix converters; current source; power density; battery energy storage systems;
battery chargers
1. Introduction
Power electronics is making profound changes within the transportation sector [1,2] and the
electric power system [3,4]. Bidirectional AC–DC converters are required for several applications,
such as battery energy storage systems (BESS) [2,5], chargers for electric vehicles (EVs) [6–8],
uninterruptible power supplies (UPS) [9], solid-state transformers (SST) [10], and DC microgrids [11].
The development of new wide bandgap power semiconductors combined with enhanced modulations
and control techniques are contributing for the miniaturization and efficiency improvement of the
power electronics converters [12]. This is followed by an increase of the switching frequency of the
power semiconductors. As a result, conducted emissions (CE) with higher intensity are generated in the
measurement range of the electromagnetic compatibility (EMC) standards. In this way, an additional
effort is necessary in the design of the electromagnetic interference (EMI) filter included in the input of
the power converters in order to comply with the standards [13]. A careful dimensioning of the EMI
filter is also essential to ensure the adequate power factor in all operating range and to achieve a high
power quality without penalizing the efficiency, volume and cost of the system.
Matrix converters (MC) are one of the most interesting families of converters due to its unique
and attractive characteristics [14]. By employing an array of controlled four-quadrant power
switches, the MC enables AC–AC conversion without any intermediate energy storage element [15].
The high-frequency link matrix converter (HFLMC) is a single-stage bidirectional and isolated AC–DC
energy conversion system [16]. The new modulation proposed in [17] and patented in [18] allows
independent control of active and reactive power (PQ control) as well as the DC current in the
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battery pack. By exploring the MC attributes, circuit volume and weight can be reduced, and a longer
service life is expected when compared with equivalent DC-link based solutions [16,19,20]. However,
due to its complex power structure, it presents EMC challenges that have to be studied in order to
ensure compliance with the international standards by designing the necessary EMI filter.
Several approaches for the design of differential-mode (DM) and common-mode (CM) filtering
stages for direct and indirect matrix converters (MC) were proposed in [20–33]. However, in spite of the
long history of this question, until now there has been no complete systematization regarding which
topologies and damping methods should be used for each DM and CM filtering stage. Among these
works, there are also some procedures of design and formulas that simply do not match between
different papers, which may mislead or confuse the reader. Additionally, these works do not show the
complete design process from the requirements specification until the experimental characterization of
the insertion losses. According to our best knowledge, this is the first work in literature that propose
a complete design of EMI filter for the HFLMC. The main contribution of this paper is setting up
a systematic methodology for the design process of the HFLMC’s EMI filter for CISPR 11 Class
B pre-compliance. This design process also takes into account the modeling of the measurement
equipment, such as the Line Impedance Stabilizing Network (LISN) and the Test Receiver (TR),
in order to better predict the effectiveness of the designed EMI filter. Furthermore, a practical way to
characterize the insertion losses according the CISPR 17 standard is fully described and supported by
experimental results. It is worth noting that this is the same procedure followed by the manufacturers
to characterize their EMI filters. In addition, this is the typical information available in the EMI filter
datasheet and is very useful to compare the effectiveness of different filters.
The manuscript is organized as follows: the HFLMC is briefly presented in Section 2. Then,
the applicable standards and the measurement approach of CE are described in Section 3. The detailed
design of DM and CM filtering stages is explained in Sections 4 and 5, respectively. Section 6 presents
the proposed integration strategy of the different filtering stages. The experimental results are shown
in Section 7. Finally, Section 8 draws conclusions and proposes future work.
2. High-Frequency Link Matrix Converter
Figure 1 shows the HFLMC proposed for single-stage bidirectional and isolated AC–DC energy
conversion. Each bidirectional switch Sxy is composed of two transistors: Sxy1 and Sxy2 (x = a, b, c
and y = P, N) in a common-source configuration. Command signals for the power semiconductors
are generated by the modulation proposed in [17] and patented in [18]. The MC applies voltage vp
to the high-frequency transformer (HFT) [34]. The full-bridge produces io by impressing vs in the
HFT secondary. Finally, the output filter reduces the ripple in the DC current iDC that charges and
discharges the battery pack.
Figure 1. Circuit schematic of the high-frequency link matrix converter.
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The EMI filter is projected to attenuate the noise present on currents ia,b,c generated by the
three-phase to single-phase matrix converter. For this reason, the matrix converter side is considered
the input of the filter and the grid side the output. It is expected that the conducted noise existent in
currents iga,b,c be within the limits specified in the international standards.
3. Standards and CE Measurement
The CE are generated by harmonics present in the input current of the MC, ii = [ia, ib, ic], where
ia, ib and ic are the phase currents. EMC standards classify the CE according to the frequency
range [35]. Low-frequency harmonics are typically measured up to 2 kHz (40th harmonic) as
defined by IEC 61000-3-2 [36]. Section 6 presents the low-frequency (LF) harmonics measured for
this converter and compared with IEC 61000-3-2 Class A limits. Regarding the HF conducted emissions,
CISPR 11 [37] specifies the limits for frequencies from 150 kHz to 30 MHz. These emissions can
be estimated by simulating the converter operation without any input filter at nominal conditions:
Pnom = 10 kW, line-to-neutral grid voltage Vg,ln = 230 V, grid frequency fg = 50 Hz and output
voltage VDC = 380 V. A simulation model of the HFLMC was implemented in GeckoCIRCUITS (v1.7.2
Professional, Gecko-Simulations A.G., Dübendorf, Switzerland) [38]. This software has a measure block
that performs analysis according to the CISPR 16 [39] standard using the time domain simulation data.
Similar to a test receiver (TR), it is possible to select different signal processing options: average (AVG),
quasi-peak (QP) or peak detection. The first step of the filter design is to specify the maximum
admissible CE levels. Due to the type of application, the QP limits of the CISPR 11 Class B curve
will be considered. A line impedance stabilizing network (LISN) is connected between the grid and
the device under test (DUT) in order to provide a known impedance and ensure the reproducibility
of the measurements [40]. Then, a TR calculates the CE in "dBμV" through the measurement of the
voltage at the LISN output port, VTR. An equivalent impedance of 50 Ω/50μH is specified by the CISPR
16 standard for the TR/LISN. The LISN’s transfer function from VTR to DUT’s input current is [41]:
GLISN(s) =
VTR(s)
Idut(s)
=
s2LLISNCLISN RTR
s2LLISNCLISN + sRTRCLISN + 1
, (1)
where RTR = 50 Ω, LLISN = 50 μH and CLISN = 250 nF.
4. Design of Differential-Mode Filter
4.1. Spectrum of the Converter Input Current
Due to the symmetry of the converter and the measurement system, the DM input filter can be
projected considering a single-phase equivalent circuit [27]. Figure 2a shows the spectrum of the input
current of one phase, Idm(jω), obtained from simulation. Since no circuit element is connected between
the lines and the ground (PE), only DM current is present at Idut(s). As can be seen, the first significant
harmonic content appears around the switching frequency, fs = 20 kHz. Other harmonics are also
present at frequencies multiple of fs. The first switching frequency harmonic inside the measurement
range appears at 160 kHz. A zoom around this frequency is depicted in Figure 2b.
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(a) (b)
Figure 2. (a) frequency spectrum of the converter input current Idm(jω); (b) zoom around the first
switching frequency harmonic above 150 kHz.
4.2. Spectrum of the Measured Voltage
The spectrum of VTR can be determined by the multiplication of Idm(jω) with Equation (1).
Figure 3 depicts the spectrum of VTR(jω) at the LISN’s output terminals along with the maximum
and minimum estimation of the CE levels using QP detection. The exact QP values will be between
the MaxTR and MinTR curves. Further details about the modeling of the TR and the determination
process of these curves are described in [23].
MaxTR(jω)MinTR(jω)
VTR(jω)
Figure 3. TR measurement without the DM filter: maximum and minimum estimation of CE along
with the spectrum of VTR(jω).
4.3. Required Attenuation
The required attenuation for the DM filter can be estimated without the need for calculating the
exact QP values. The predicted CE level at 160 kHz by MaxTR curve is 182.9 dBμV. By analysing this
curve, the next switching frequency harmonic appears at 180 kHz and requires lower attenuation.
Thus, the filter design will focus on the emissions at 160 kHz. The limit specified at this frequency
by CISPR 11 is LimitCISPR,160kHz = 65.5 dBμV. A margin of 6 dB is added in order to account for
possible inaccuracies in CE estimation, and also for the parasitics of the inductive and capacitive
components [41]. In this way, the design process can be faster since the parasitic effects are not
considered in the first step. Finally, the required attenuation of the DM filter at 160 kHz is:
Attreq,DM =MaxTR,160kHz − LimitCISPR,160kHz + Margin = 123.4 dB. (2)
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4.4. Topology
In theory, there are a large number of filter topologies that can be employed for EMI filtering.
However, a low number of topologies are used due to cost and complexity reasons [41]. The second-
order LC circuit is a very common topology employed as the input filter of MC [42]. In order to
minimize the resonance that occurs at the filter, natural frequency, active and passive damping
solutions were proposed in [21,22,43]. Passive damping is achieved by adding a resistor in series or in
parallel with an inductor or capacitor. Considering the simple LC circuit, it was demonstrated in [25]
that the minimum power losses are obtained with a resistor connected in parallel with the inductor.
Moreover, this solution also reduces the global cost and volume of the input filter [14]. More complex
damping networks can be obtained by adding an additional inductor or capacitor in series or in
parallel with the damping resistor [22]. The objective of these damping networks is to provide passive
damping to a filter without increasing excessively the power dissipation. By modifying the peak output
impedance, this damping aims to facilitate the controller design and avoid large oscillations during
transients [41]. Figure 4 shows two LC filter topologies with single resistor damping networks [22].
Both have a high frequency attenuation asymptote given by 1/(ω2L f Cf ), which is identical to the
original undamped LC filter. For the shunt RC damping network, Cf d blocks the DC current in order
to avoid significant power losses in Rd. However, the large total capacitance reduces the power factor
for low-power operation making this solution unattractive.
(a) (b)
Figure 4. Two LC filter topologies with single resistor damping networks. (a) shunt RC damping
network; (b) series RL damping network.
Regarding the series RL damping network, L f d provides a DC bypass to avoid significant power
dissipation in Rd. Therefore, both inductors must be rated for the peak DC current. The output
impedance of the LC filter is dominated by the inductor impedance at a low frequency and by the
capacitor impedance at a high frequency [44]. Both asymptotes intersect at the filter resonant frequency:
f0 =
1
2π
√
L f Cf
. (3)
As previously discussed, VTR(jω) is dependent on the DUT’s input current. Therefore, Idm(jω)
must be reduced in order to generate CE within the imposed limits. Transfer function Hlcrl(s), which
relates Idm with Ii, is defined in Equation (4). The magnitude of Hlcrl(s) characterizes the attenuation
capability of a single-stage LC filter with series RL damping network (cf., Figure 4b):
Hlcrl(s) =
sL f d + Rd
s3Cf L f L f d + s2Cf Rd(L f + L f d) + sL f d + Rd
. (4)
A compromise between damping and the size of L f d must be done during the design process [44].
The damping ratio nd defines the relation between inductor L f d and L f . For practical purposes,
a unitary damping ratio is interesting since only one type of inductor needs to be built/purchased.
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According to [41], this solution also results in acceptable losses on Rd. As demonstrated in [22],
the optimum damping resistance for the series RL damping network can be calculated as:
Rd =
√
L f
Cf
1 + nd
nd
√
2(1 + nd)(4 + nd)
(2 + nd)(4 + 3nd)
. (5)
Figure 5 shows the impact of different damping factors in terms of resonance of Hlcrl(s) for
Cf = 20 μF and L f = 60 μH. As expected, the peak in the magnitude is reduced when the damping is
increased. Simultaneously, the frequency at which this peak occurs also decreases as damping rises.
Nevertheless, the low and high frequency asymptotes are not affected by the damping factor.
nd = 0.1
nd = 0.25
nd = 0.5
nd = 1
Figure 5. Impact of different damping factors in transfer function Hlcrl(s).
For a given attenuation, the cascade connection of multiple LC filter stages allows the reduction
of volume and weight when compared to a single-stage LC filter [44]. This is achieved by increasing
the cutoff frequencies of the multiple stages resulting in smaller inductance and capacitance values.
Nevertheless, the interaction between cascaded LC filter stages can provoke additional resonances and
increased output impedance. An approach to reduce this interaction is by selecting gradually smaller
cutoff frequencies as it nears the filter output [22]. In other words, higher attenuation is required for
the stages near the filter output to improve system stability.
4.5. Components
In order to provide the required attenuation, a three-stage filter as shown in Figure 6 is employed.
Stage 1 and Stage 2 are formed by LC filters with series RL damping networks, and Stage 3 is an
undamped LC filter formed by C3 and L3.
Figure 6. Equivalent single-phase circuit of the DM filter.
The DM capacitors draw reactive current from the grid, which decreases the operating power
factor (PF). In order to have a minimum power factor during a light load operation, the total capacitance
must be limited to the converter nominal power. In [45], the authors suggest that the PF must be at
least 0.9 for operation at 10% of Pnom. Other authors consider that a 0.8 power factor for the same
operating conditions is reasonable [28]. The capacitance limitation can also be specified in terms of
the absolute value for the reactive power. For instance, in [20], it is proposed that the reactive power
drawn by the input filter must be restricted to 15% of Pnom. Assuming a small voltage drop for the
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fundamental component across the filter inductors, the total reactive power absorbed can be calculated
by Equation (6). Considering this last criteria, the maximum capacitance per phase must be restricted
to Cf ,total ≤ 30μF:
QCf ≈ 3 · 2π · fg · Cf ,total · V2g,ln. (6)
4.5.1. Stage 1
The matrix converter is a voltage-fed topology and behaves as a current source at its input.
Capacitor C1 (CF in Figure 1) is placed at the MC input in order to limit the voltage ripple and ensure
a correct system operation. For the worst operations conditions, the peak current at the MC input is
Îi = 37 A. By defining δvC f ,pp as the maximum peak-to-peak voltage ripple, the minimum required
capacitance can be calculated as [46]:
C1 ≥ Îi1.1 · Vg,ln · 2π · fs · δvC f ,pp . (7)
By limiting δvC f ,pp to about 5–10% of the nominal input voltage [41,46], the minimum required
capacitance must be between 11.6 and 23.2 μF. Due to the discrete availability of capacitance values
and also for practical implementation reasons, capacitor C1 is selected to 20 μF.
The magnitude of the LF current harmonics can be affected if the resonant frequency ( f0) of the
different filter stages is near the measurement range (up to 2 kHz). However, the resonant frequency
must be significantly lower than the switching frequency in order to provide sufficient attenuation at
f = fs. Therefore, it is common to choose a resonant frequency between 20 times the grid frequency and
about one-third of the switching frequency [26]. Considering this criteria, the resonant frequency for
Stage 1 must be between 1 and 6.66 kHz. As previously discussed, the attenuation for this stage must
be higher than the other stages, resulting in a lower resonant frequency for Stage 1 when compared to
Stage 2. The attenuation for Stage 1 is selected as AttStage1 = 0.5 · Attreq,DM, which by the following:
f0,Stage1 =
160kHz√
10
AttStage1
20
(8)
results in f0,Stage1 = 4588 Hz. Considering C1 and Equation (3), L1 is calculated as 60 μH. For n1d = 1,
the damping network is composed by L1d = 60μH and R1d = 3.4 Ω according to Equation (5).
4.5.2. Stage 2
For practical reasons, L2 and L2d are selected to be equal to L1 and L1d. By defining AttStage2 =
0.35 · Attreq,DM, the resonant frequency of Stage 2 needs to be f0,Stage2 = 13316 Hz. Considering L2
and Equation (3), C2 is calculated as 2.3 μF. Due to the discrete availability of capacitance values, C2 is
selected to be 2.2 μF. Finally, the unitary damping ratio results in R2d = 10 Ω.
4.5.3. Stage 3
The third stage of the filter is composed by C3 in combination with L3. During test experiments,
L3 corresponds to the inner inductance of the LISN, LLISN . For normal operation, L3 coincides
with the grid inductance, Lg. Although the grid inductance can vary significantly depending of
the PCC, for this analysis, Lg = 50 μH is considered, following the reference network defined in
IEC 61000-3-3 [47]. This stage must provide the remainder attenuation, which can be written as
AttStage3 = Attreq,DM − AttStage1 − AttStage2. Therefore, the resonant frequency of Stage 3 needs to be
f0,Stage3 = 53204 Hz. Considering L3 = 50 μH, the respective capacitor is chosen to be C3 = 180 nF.
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4.6. Evaluation of the DM Filter
By combining all three stages, the complete transfer function Hdm from Ii to Idm can be obtained.
Figure 7 depicts the frequency response of the DM filter. As required, a 123 dB attenuation is provided
at 160 kHz. The effect of the damping networks is perceptible by comparing the gain at f0,Stage1 and
f0,Stage2 with the gain at f0,Stage3.
−123dB
fs
Figure 7. Frequency response of the DM filter: magnitude of Hdm, the transfer function from Ii to Idm.
Figure 8 depicts MaxTR and MinTR for the converter operation with the DM filter. As can be seen,
the maximum curve for the predicted QP values is below the limits specified by the CISPR 11 Class B
curve and the selected margin of 6 dB can be observed. Thus, the DM filter design is considered to
be concluded.
Figure 8. TR measurement with DM filter: maximum and minimum estimation of CE.
5. Design of the Common-Mode Filter
5.1. Common-Mode Voltage
The CM voltage generated by the matrix converter induces a circulating current, icm, through
the converter and the ground (see Figure 9). This current closes the loop through the TR/LISN
impedance resulting in CE that must be within the limits specified by CISPR 11. Silicon Carbide (SiC)
MOSFET C2M0025120D is used for the converter implementation. The parasitic capacitance from the
semiconductor to the heat sink per unit area is approximated by 20 pF/cm2 [32]. Considering this
reference value, the parasitic capacitance of all the matrix converter’s semiconductors is Cgh = 600 pF.
Regarding the transformer interwinding capacitance and the stray primary side wiring capacitance, it is
difficult to estimate these values without making measurements. For this reason, a 1.2 nF capacitance
is added to the simulated circuit in order to take into account these parasitics. Thus, a total parasitic
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capacitance to ground Cg = 1.8 nF is considered. The resulting CM voltage, vcm, impressed by the MC
is represented in Figure 9. This voltage has approximately 110 Vrms and a peak equal to V̂g,ln.
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Figure 9. Common-mode voltage impressed by the matrix converter.
The frequency spectrum of the simulated RMS common-mode current (icm(jω)) for this operating
point is shown in Figure 10. A zoom around the first switching harmonic inside the measurement
range is shown in Figure 10b.
(a) (b)
Figure 10. (a) frequency spectrum of the common-mode current Icm(jω); (b) zoom around the first
switching frequency harmonic above 150 kHz.
5.2. Spectrum of the Measured Voltage
The converter and the measurement system can be reduced to its single-phase equivalent CM
circuit as represented in Figure 11. It is important to note that, from the CM point of view, the three
line-to-ground capacitors of each stage are in parallel. Thus, the effective common-mode capacitance is
equal to the sum of the three capacitor values [48]. The LISN and the TR are modeled by its equivalent
CM impedance. vcm is modeled by an ideal voltage source.
Figure 11. Equivalent single-phase circuit of the CM filter.
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The Cg connected to the ground represents the parasitic capacitance. The spectrum of VTR can be
determined by the multiplication of Icm(jω) with the LISN’s transfer function GLISN,CM = GLISN/3.
Figure 12 depicts the spectrum of VTR at the LISN output terminals along with the MaxTR and MinTR
using QP detection.
MaxTR(jω)
MinTR(jω)
VTR(jω)
Figure 12. TR measurement without CM filter: maximum and minimum estimation of CE along with
the spectrum of VTR(jω).
5.3. Required Attenuation
The required attenuation for the CM filter can be estimated without the need of calculating the
exact QP values. The predicted CE at 160 kHz by MaxTR(jω) curve is 123.7 dBμV. The limits specified
in the CISPR 11 Class B for CM are equal to the DM. Considering the limit at 160 kHz and including a
margin of 6 dB, the required attenuation of the CM filter at 160 kHz is Attreq,CM = 64.2 dBμV.
5.4. Topology
In order to limit icm, the EMI filter must maximize the mismatch between the power source and
the converter impedances [49]. LC circuits are usually employed for the common-mode filter [50].
In contrast with the DM filter, no additional damping needs to be added by external elements.
The CM inductors are connected in series with the lines in order to provide a high-impedance for the
common-mode noise. The three windings of the inductor are wound on the same core, which forms a
common-mode choke. Because the power line currents are symmetrically displaced in each winding,
the magnetic flux produced in the core by these currents cancels.
5.5. Components
In order to provide the required attenuation a two-stage CM filter is employed (see Figure 11).
Stage 1 and Stage 2 are formed by undamped LC filters that make the connection between the lines
and the ground (PE). The maximum value of the line-to-ground capacitance is limited by the leakage
requirements imposed by several safety agencies [48]. This safety measure is necessary for protection
of personnel against electric shock under fault conditions.
According to IEC 60950, the ground leakage current for Class I equipment must be limited
to Ileak,max = 3.5 mA at 50 Hz. This requirement has a great impact on the CM filter design.
Considering the upper limit of the grid RMS voltage, a maximum total CM capacitance per phase of
Ccm,max = 44 nF is calculated by:
Ccm,max =
Ileak,max
1.1 · Vg,ln · 2π · fg . (9)
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According to [41], for maximum attenuation given a minimum total capacitance, each stage
shall present the same value. In order to provide some margin to the imposed limit of Ccm,max,
a total capacitance per phase of 20 nF is chosen. Therefore, capacitors Ccm1 and Ccm2 must be 10 nF.
Considering this capacitance, the value of the CM choke of each stage is then chosen to provide half of
the required CM attenuation (AttStage1−2,CM = 0.5 · Attreq,CM). Thus, the cut-off frequency should be
f0,Stage1−2,CM = 25.2 kHz. Taking this frequency into account, inductor Lcm1 and Lcm2 are selected to
1.3 mH.
5.6. Evaluation of the CM Filter
By combining the two stages, the complete transfer function Hcm from Ii to Icm is obtained.
Figure 13 depicts the gain of the CM input filter. As required, a 64 dB attenuation is provided at
160 kHz.
−64dB
Figure 13. Frequency response of the CM filter: magnitude of Hcm, the transfer function from Ii to Icm.
Figure 14 depicts the maximum and minimum estimation of the CE for the converter operation
with the CM filter. As can be seen, the maximum curve for the predicted QP values is below the limits
specified by CISPR 11. Thus, the CM filter design is considered to be concluded.
Figure 14. TR measurement with CM filter: maximum and minimum estimation of CE.
6. Integration of DM and CM Filter
The final step for the design of the EMI filter is the integration of the DM and CM stages. There are
several ways to perform this integration. Due to the imperfect coupling between the three windings
of a CM choke, some leakage inductance is present in Lcm1 and Lcm2. The inductors of both DM and
CM filters can be combined in each stage, so that this leakage inductance can be employed as part
of the required DM inductance. Using this strategy, a small DM inductor can be employed reducing
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the volume and weight of the filter. Figure 15 shows the complete circuit of the EMI filter. All of the
components are listed in Table 1.
Figure 15. Complete circuit of the EMI filter comprising the DM and the CM filtering stages.
Table 1. Components for the EMI filter.
Component Specification
C1 EPCOS, MKP B32928C3206K, X2, 20 μF, 305 Vac
C2 EPCOS, MKP B32924C3225K, X2, 2.2 μF, 305 Vac
C3 Murata, GA3 GB563K, X7R, 56 nF, 250 Vac (×3)
L1, L2, L1d, L2d Micrometals, Iron Powder T184-52, 21 turns, 12 AWG
R1d Bourns, SMD CRS, 3.3 Ω, 2 W
R2d Bourns, SMD CRS, 10 Ω, 2 W
Ccm1, Ccm2 Murata, Ceramic DE2F3KY, Y2, 10 nF, 250 Vac
Lcm1, Lcm2 Schaffner, RB8532-16-1M3, 1.3 mH, 16 A
Toroidal cores are preferred for the DM inductors (L1, Ld1, L2, Ld2) since they create a low external
magnetic field, reducing the magnetic coupling with other elements in the circuit. Iron powder material
is selected since it presents a much higher saturation flux density than ferrites, resulting in a more
compact inductor [41]. The distributed air-gap is also a constructive advantage when compared with
ferrites. Cores from Micrometals [51] were chosen mainly due to its low-cost and availability in the
market. The −52 material is suitable to be used in differential-mode filter applications. This material
features a nominal saturation flux of 1.0 T and can be operated at temperatures up to 110 ◦C. Core size
T184 was selected in order to maintain inductance for the required energy storage. The inductor
was constructed in a single layer in order to reduce the winding parasitic parallel capacitances.
Furthermore, a solid round conductor is employed to take advantage from the increased resistance
with frequency [41]. Using GeckoMAGNETICS software (v1.4.4 Professional, Gecko-Simulations A.G.,
Dübendorf, Switzerland) [52], the required number of turns was projected so as to obtain the nominal
inductance at half of the peak current. This criterion takes into account the 9.1 μH leakage inductance
of the CM chokes (Lcm1, Lcm2). The losses for the designed DM inductors are estimated at 2.1 W with a
15 ◦C temperature rise at Pnom. Core T184-52 has a product of number of turns by the current (NI) of
951 at 80% saturation flux density, Bsat. Dividing this number by 21 turns, it can be concluded that at
least 45.3 A can flow in this inductor without provoking saturation while keeping a 20% margin.
Voltage surges due to electrical discharges and under voltages during load steps can appear at the
MC input. Since the aforementioned voltages are usually high, metallized polypropylene capacitors
(MKP) are selected for C1 and C2 due to its higher ripple current capacity and lower ageing when
compared with electrolytic capacitors [45]. Moreover, capacitors from class X2 need to be chosen
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since they are specifically for “across-the-line” applications. Capacitors from class X2 can withstand
pulse peak voltages up to 2.5 kV in accordance with IEC 60664. Ceramic capacitors for C3, Ccm1
and Ccm2 are preferred since a small capacitance is required, leading to a compact construction and
low parasitics. Due to safety reasons, CM capacitors are from class Y2, which is specifically for
“line-to-ground” applications.
According to the IEC 60950 standard, the capacitors connected across the lines should be
discharged to a voltage lower than 60 V in less than 10 seconds after a supply disconnection. This is
required since both DM and CM capacitors remain charged to the value of the mains supply voltage at
the instant of disconnection. If a hand or any other body part touch two pins of the mains supply plug
at the same time, the capacitors will discharge through that body part. This discharge can be quite
painful and for this reason, resistors of large value are connected across the lines in parallel with such
capacitors. In this EMI filter, 130 kΩ SMD resistors with a power rating of 2 W are employed.
Figure 16 shows a photo of the assembled EMI filter. The PCB also includes current sensors,
relays and fuses for protection. C1 capacitors are mounted in another board near the SiC MOSFETS in
order to reduce the parasitic inductances.
Figure 16. Photo of the EMI filter implementation.
As discussed in Section 3, low-frequency current harmonics are generated by the converter and
are mainly dependent of the employed modulation. However, the resonant frequencies of the EMI
filter could make interference in this measurement range. A final simulation with the integration of
the DM and CM filters was performed. Figure 17 shows the measured low-frequency harmonics of the
grid current and compares it with the IEC 61000-3-2 [36] Class A limits. As can be seen, the limits of
the standard were not exceeded and the effectiveness of the EMI filter is verified.
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Figure 17. Low-frequency harmonics of grid current compared to IEC 61000-3-2 limits: simulation
with the EMI filter comprising the DM and CM filters.
7. Experimental Results and Discussion
A prototype of the HFLMC was designed and built to test the capability to generate grid currents
with a high-power quality [17]. Figure 18 shows the three grid currents and the battery current in both
charger and inverter mode. As can be seen, the grid currents are well controlled (d-q control) and form
a perfectly symmetric three-phase system. Since the HFLMC performs a single-stage power conversion,
there is no significant energy storage between the grid and the battery. As a consequence, the battery
current has a very fast dynamic response when a power flow inversion occurs at the grid side, such as
at instant 140 ms.
Figure 18. Experimental results of the HFLMC operating in charger and inverter mode: grid currents
(iga, igb, igc) [yellow, blue, magenta] and battery current (iDC) [green].
The low-frequency harmonics of the grid currents were also measured in the laboratory using the
PA1000 Power Analyzer from Tektronix (Beaverton, OR, USA). The total harmonic distortion (THD) is
2.58 % at 10.2 Arms in charger mode and 3.44 % at 9.0 Arms in inverter mode. From the measurements,
all the harmonics are within the limits specified by the IEC 61000-3-2 standard.
EMI filters are usually characterized by the insertion loss (IL) that is a measure of the interference
suppression capability of a filter [35]. IL can be determined by using the scattering s-parameters
defined for the 2-port network circuits. The most accurate way to measure s-parameters is using
a vector network analyzer (VNA) [53]. The test procedure is specified in CISPR 17 [54] standard.
Figure 19 shows the test circuits used for measuring the IL for the DM and CM stages. The VNA
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generates a signal with a pre-defined power and variable frequency at its port 1. This signal is then
propagated through the DUT and measured at the VNA port 2. CISPR 17 specifies that the source
and load impedances of the VNA must be equal to Z0 = 50 Ω. Since the impedances are matched, IL
coincides with the magnitude of the forward transmission coefficient S21, as defined by Equation (10):
IL = −20 · log10|S21|, dB. (10)
Balanced-unbalanced transformers, also known as “baluns”, must be connected to the VNA ports in
order to isolate the DUT from the ground plane during DM measurements, as represented in Figure 19a.
Moreover, the baluns are essential to provide very high CM rejection.
(a) (b)
Figure 19. Test circuits for measuring the insertion losses in EMI filters. (a) differential-mode (symmetrical);
(b) common-mode (asymmetrical).
The Coilcraft PWB1010LB [55] wideband transformer (Coilcraft, Cary, IL, USA) was mounted in a
shielded housing with BNC receptacles as shown in Figure 20a, resulting in a 50 Ω : 50 Ω balun with a
3.5 kHz to 125 MHz bandwidth. A Rohde–Schwarz ZVL 3 (Rohde–Schwarz, Munich, Germany) with
an operating frequency range from 9 kHz to 3 GHz was employed for the measurements. Coaxial cables
with a characteristic impedance of 50 Ω were used to connect the DUT to the measurement equipment.
The test bench with the baluns and the VNA is shown in Figure 20b.
CoilCraft PWB1010LB 
Wideband Transformer
BNC F 
connector
Pomona 2390 
Shielded Box
(a)
50Ω:50Ω balun
for VNA port 1
R&S ZVL 3
50Ω:50Ω balun
for VNA port 2
(b)
Figure 20. Differential-mode S21 parameter measurement. (a) photo of the constructed balun; (b) photo
of the test bench.
The DM S21 parameter was measured between phase A and B while the other lines remained
unconnected. Figure 21a depicts the obtained results for the DM Stage 2 and also for the series
of Stage 1 and 2. As measured by the R&S ZVL 3, S21,dm,Stage2 = −50.2 dB for Stage 2 and
S21,dm,Stage1−2 = −92.4 dB for Stage 1 and 2. The former result is inferior when compared with
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the expected 104.9 dB. This is justified since the measurements are performed with a power of 20 dBm
(equivalent to 100 mW). For this power level, the DM inductors have a higher inductance as explained
in Section 6. Consequently, a shift in the resonant frequency occurs, resulting in a smaller attenuation.
However, this is not a problem since, for higher currents, the effective inductance is within the
expected range.
(a)
(b)
Figure 21. S21 parameter of the EMI filter measured with R&S ZVL 3 VNA. (a) differential-
mode S21,dm,Stage2 [Trc1] and S21,dm,Stage1−2 [Mem2]; (b) common-mode S21,cm,Stage1 [Trc1] and
S21,cm,Stage1−2 [Mem2].
For the CM S21 parameter measurement, the baluns are not needed since the ground plane of
the VNA is directly connected to the PE terminal of the EMI filter. Figure 21b depicts the obtained
results for the CM Stage 1 and also for the series of Stage 1 and Stage 2. As specified in Section 5,
each stage must provide half of the required attenuation, more specifically 32.1 dB. As can be seen,
S21,cm,Stage1 = −31.2 dB for one stage and S21,cm,Stage1−2 = −62.0 dB for the complete CM filter.
These values are clearly aliened with the predicted ones.
With the results exported by the R&S ZVL 3, the insertion losses were computed using
Equation (10) and depicted in Figure 22. It is clearly noticed that parasitic effects limit the achievable
insertion losses and degraded the EMI filter performance for frequencies above 1 MHz. This can be
explained by the parasitic series inductance of capacitors and the capacitance across the choke coils [56].
There are modeling methods for passive components that can be used to predict the high frequency
parasitic effects that typically create EMC degradation [57]. For the current project, the required
attenuation at these high-frequencies is less than the attenuation required at 160 kHz. This margin can
be observed at the curves represented in Figures 8 and 14. Therefore, the performance of the filter is
not compromised and complies with the specifications.
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Electromagnetic field (EMF) simulation tools for analyzing EMI offer more accurate results than
the tools based on circuit simulators. However, EMF simulation needs a high number of computational
resources and are expensive tools. In order to meet the time requirements of the development cycle of
the products, it is often only applied to very simplified models. The main weakness of this method is
precisely the fact that parasitic elements of the components are not modeled, since it would require
significant additional effort that is not compatible with the straightforward design approach that
proposed. As a consequence, some components could have to be changed after the experimental
pre-compliance tests in order to ensure the expected attenuation capability in the high-frequency range.
Figure 22. Measured insertion losses for DM filter [ILdm,Stage1−2] and CM filter [ILcm,Stage1−2].
The main strength of this design method is to present a framework for quickly obtaining a project
of the EMI filter that can be also extended to other current source converters. This can be of high value
for engineers that need a practical and guided way to design an EMI filter for their projects. For sure,
some time-savings can be obtained since the main input for this project is the frequency spectrum of
the converter input current and the common-mode voltage. As previously demonstrated, these inputs
can be obtained through simulation or experimental measurements.
8. Conclusions
This paper details a step-by-step design method for the DM and CM filters of the HFLMC.
This procedure can be extended to other current source converters provided that the spectrum of
the input current is known. The conducted emissions are determined by a simulation model that
includes the modeling of the measurement system. Each filtering stage is projected based on the
required attenuation for CISPR 11 Class B pre-compliance. Both filters are integrated in a synergistic
way in order to reduce volume and weight. A prototype of the filter was constructed and tested in the
laboratory. An experimental test bench was mounted to determine the insertion losses according to
the CISPR 17 standard. The obtained results confirm that the attenuation capability of the filter is in
the expected range. Therefore, the effectiveness of the EMI filter regarding both LF harmonics and HF
conducted emissions is confirmed.
9. Patents
D. Varajao, L. M. Miranda, and R. E. Araujo, “AC/DC converter with a three to single phase
matrix converter, a full-bridge AC/DC converter and HF transformer,” U.S. Patent 9,973,107 B2;
United States Patent and Trademark Office (USPTO), Alexandria, VA, USA, 15 May 2018 (Priority date:
13 August 2014).
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Abbreviations
The following abbreviations are used in this manuscript:
AC–DC Alternating Current to Direct Current
AVG AVG
BESS Battery Energy Storage Systems
BNC Bayonet Neill–Concelman
CE Conducted Emissions
CISPR International Special Committee on Radio Interference
CM Common-Mode
DM Differential-Mode
DUT Device Under Test
EMC Electromagnetic Compatibility
EMI Electromagnetic Interference
EV Electric Vehicles
HF High-Frequency
HFLMC High-Frequency Link Matrix Converter
HFT High-Frequency Transformer
IEC International Electrotechnical Commission
LISN Line Impedance Stabilizing Network
LF Low-frequency
MC Matrix Converter
MOSFET Metal Oxide Semiconductor Field Effect Transistor
MKP Metallized Polypropylene Capacitors
PCB Printed Circuit Board
PE Protective Earth (Ground)
PF Power Factor
PK Peak
QP Quasi-Peak
RMS Root Mean Square
THD Total Harmonic Distortion
TR Test Receiver
VNA Vector Network Analyzer
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Abstract: The switching device in a power converter can produce very serious electromagnetic
interference (EMI). In order to solve this problem and the associated reliability and stability issues,
this article aimed to analyze and model the boost power factor correction (PFC) converter according
to the EMI conduction path. The sources of common-mode (CM) and differential-mode (DM) noise
of the boost PFC converter were analyzed, and the DM and CM equivalent circuits were deduced.
Furthermore, high-frequency modeling of the common-mode inductor was developed using a precise
model, and the EMI filter was designed. According to the Class B standard for EMI testing, it is
better to restrain the EMI noise in the frequency range (150 kHz to 30 MHz) of the EMI conducted
disturbance test. Using this method, a 2.4-kW PFC motor driving supply was designed, and the
experimental results validate the analysis.
Keywords: common-mode inductor; high-frequency modeling; electromagnetic interference; filter
1. Introduction
With the rapid development of electronic technology, power converters are widely used in various
fields [1]. The application of the product requires the power to be converted to maintain high reliability
and stability. In order to pursue higher performance and smaller size, the switching frequency of power
devices is becoming increasingly higher [2,3]. With the continuous improvement of the switching
frequency in power devices, its reliability became a common and urgent problem that needs to be
solved. The reliability of the power converter is affected by the manufacturing process and actual
operating conditions.
Scholars from various countries conducted extensive research on the reliability of converter
devices and their power devices [4–6]. Power converters usually consist of switching devices, storage
devices, driving devices, and signal processing and control circuits. The reliability of the converter is
determined comprehensively by the reliability of each part. All kinds of capacitive elements, especially
aluminum electrolytic capacitors, are key factors which affect the reliability of power converters.
However, research shows that the power switching device is the most likely part to lose efficacy among
the components of the converter. As the most fragile component of the power electronic switching
device, the reliability of the power switching device determines the reliability of the entire device
to some extent. Studying the reliability of power devices is the basis for improving the reliability
of power converters [7]. The discussion of reliability in this paper is based on the influence and
suppression of the interference caused by power converters in actual operation. When the device
is operated beyond the rated voltage or current range, it may cause excessive electrical stress and
damage to the power device [8,9]. Under excessive electrical stress, part of the device will locally
overheat. When the hot-spot temperature reaches the melting point of the material, the material will
melt, causing damage to the device. When the circuit interference is relatively strong, the disturbance
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will form a strong inrush current through the parasitic parameters in the circuit, which will cause the
power device (diode, rectifier bridge, metal-oxide-semiconductor field-effect transistor (MOSFET),
etc.) to be damaged. The power switching device has a high current voltage, which causes great
switching loss and strong interference. The rapidly changing dI/dt and dV/dt of the power device
causes a strong interference current through the parasitic parameters in the circuit, which influences
the reliability and stability of the power converter [10]. The interference current caused by the power
device is mainly the common-mode (CM) current, which is the conduction interference in the converter.
This can be suppressed by an electromagnetic interference (EMI) filter. Therefore, the conduction
interference in the circuit of the power converter needs to be analyzed and suppressed in order to
improve its reliability and stability.
Because current power converters are widely used, the electromagnetic compatibility (EMC)
problem became increasingly important, a serious problem of which is the EMI [11]. The conducted
interference and radiation interference need to be suppressed for correct functioning of the power
converter. The radiated EMC effect of the power converter was introduced in Reference [12], and
magnetic dipole array-based time-domain (TD) modeling of the electromagnetic near-field (NF) using a
printed circuit board (PCB) was presented. Modeling of metallic wire susceptibility to the disturbances
caused by electromagnetic near-field radiation by electronic structures in radio frequencies was
introduced to suppress radiated EMC coupling of a power converter in Reference [13]. Furthermore,
scholars also studied the influence of temperature and bandwidth on a power converter’s lumped
components [14]. These studies are helpful for the suppression of EMC in power converters.
The noise between the power converter system and ground is known as CM noise, and two power
transmission paths are called differential-mode (DM) noise. In order to limit the EMI noise, a series
of EMC standards were developed. These standards define the frequency range and the maximum
amplitude of the allowable EMI noise. EMI filters are usually added to the circuit in order to solve the
EMI issue. Analysis of EMC is based on three factors: jamming source, coupling path, and disturbed
object. EMI filters can reduce the interference signal, cut off or change the propagation path of a
jamming signal, and increase the anti-jamming ability of the disturbed object. For restraining the
conduction EMI of power converters, we start with reducing the interference source and changing the
conduction path.
Boost power factor correction (PFC) converters are widely used; thus, this paper investigated
the use of boost PFC converters [15–18]. Firstly, the EMI of the boost PFC converter needed to be
analyzed. The switch drain source voltage of the boost PFC converter was considered as the EMI
source. According to the EMI conduction path, the causes of CM and DM interference were analyzed.
The boost PFC’s DM and CM equivalent circuits were derived. For the conduction interference in the
circuit, an appropriate EMI filter circuit was selected. In addition, the high-frequency modeling of the
common-mode inductor was analyzed in the circuit, which effectively suppressed the EMI. Finally,
an EMI filter based on the improved CM inductor was designed for a PFC motor drive application.
The experimental and commercial test results are presented, and the superiority of the proposed EMI
filter and the reliability of the boost PFC converter are verified.
2. EMI Analysis of the Boost PFC
Due to the strong EMI found in the PFC boost circuit during testing, it affected the normal
operation of the circuit. Therefore, we needed to analyze the conduction interference in the circuit.
The conduction EMI of the boost PFC converter can be analyzed from two aspects: DM interference
and CM interference. The DM current is transmitted between two wires, which is independent of the
ground wire. The amplitude and phase of the two wires are the same, and the interference voltage is
formed on the signal line. Through the parasitic capacitance of the interference source, the CM current
is introduced into the ground along the ground transmission from the signal line return, where the
same amplitude and phase opposite in each wire and ground, at the same time, form the interference
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voltage. When the impedance of two wires in the converter is unbalanced, the distribution of the CM
current is different between two conductors. Thus, the CM noise becomes the DM noise to some extent.
The drain source voltage (VDS) of the power devices of the boost PFC converter can be considered
as the noise voltage source of the CM and DM interferences. It is generally considered that the DM
current is mainly caused by the ripple current of the inductor, and the CM current flows mainly from
the drain electrode of the switch tube and the parasitic capacitor of the protector, as shown in Figure 1.
When the current of the inductor L0 is discontinuous, the junction capacitance of inductor L0,
the switching device, and the rectifier bridge D1–D4 will induce resonance. The input voltage, after
being rectified, will produce voltage spikes that will not only damage the rectifier bridge and switching
devices, but also cause common-mode interference. Therefore, the DM capacitor CX1 is usually added
behind the rectifier bridge to suppress the voltage spike. At this point, since the capacitance value
of differential-mode capacitor CX1 is larger than the junction capacitance value of the rectifier diode
and the switch tube, the voltage of capacitor CX1 remains substantially constant when the inductor
current is discontinuous. When the rectifier bridge is on, the DM capacitor provides a low-impedance
path for the L and N lines, which suppresses the differential-mode interference. If without capacitor
CX1, due to impedance imbalance in the circuit, some of the DM current in the boost PFC converter is
generated by the CM current.
Figure 1. Common-mode (CM) and differential-mode (DM) interference sources in the boost power
factor correction (PFC) converter.
When the rectifier bridge is on, due to the DM capacitance CX1, the CM current from the chassis
almost meets the equivalent impedance. At this time, the CM noise almost equally flows into the L
and N lines, where we avoid the CM interference transformation position difference caused by the
line impedance unbalance. As shown in Figure 2, the diodes in grey do not conduct. When the input
voltage is positive, D1 and D4 conduct; however, the noise reversely flows through diode D4 because
the alternating current (AC) power grid voltage makes the diode conduct. In the negative half-cycle,
D2 and D3 will conduct, and a similar analysis can be performed. The addition of CX1 will result in
harmonics of the input current and needs to ensure that the frequency is higher than 150 kHz. A CX1
capacity resistance that is much less than 50 Ω can effectively suppress the mixed interference (the DM
interference in part from the CM interference).
As shown in Figure 3, the rectifier bridge is off and the CM current passes the test resistor on the
L line and D1, which produces the interference voltage. Obviously, when the CM current does not flow
through the L-line and N-line resistors, the DM voltage is generated. In order to inhibit the problem
caused by the impedance imbalance, a DM capacitor can be added.
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Figure 2. Common-mode current path.
Figure 3. Common-mode current when the rectifier bridge is off.
3. Boost PFC CM and DM Equivalent Circuits
In Figure 4, the CM and DM interference paths of the boost PFC converter are given, where the
capacitors CX1 and CX2 are added according to the above discussion. The green dotted line represents
the DM interference path, and the red dashed line represents the CM interference path.
VCM =
VDS·π f CPRLN√
(π f CPRLN)
2 + 1
(1)
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VDM =
VDS·RLN
2
√
R2LN(4π
2 f 2LCX − 1)2 + 16π2 f 2L2
(2)
Figure 4. Electromagnetic interference (EMI) paths when the rectifier bridge is on with the
filter capacitors.
Figure 5 shows the CM and DM equivalent circuit of the boost PFC converter. According to
Figure 4, the filter capacitors CX1 and CX2 are parallel. Make CX = CX1 + CX2. In the CM interference
branch, CX is connected in series with the test resistor RLN on the branch. When the impedance of CX
is smaller than the test resistance RLN, it can be considered that the filter capacitor CX is short-circuited,
and the test resistance of the L and N lines is equivalent to the parallel connection. Therefore, the test
resistance on the CM interference equivalent circuit is RLN/2, and its CM interference voltage is VCM.
The CM interference equivalent circuit is shown in Figure 5a. The transmission gain |TGCM(f )| of the
CM voltage is derived as below.
|TGCM( f )|=| RLNRLN + 2j2π f CP
|= π f CPRLN√
(π f CPRLN)
2 + 1
(3)
Due to the parasitic capacitance CP in the circuit, generally, πfCPRLN << 1, and the amplitude of
the CM interference voltage is derived as below.
VCM= VDS × |TGCM( f )| = VDS × π f CPRLN (4)
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Figure 5. Common-mode and differential-mode equivalent circuits of the boost PFC converter.
Obviously, with the increase of frequency f, the CM interference voltage VCM will increase at a
slope of 20 dB/dec. The parasitic capacitance has an obvious influence on CM interference.
Meanwhile, the decrease of voltage VDS will reduce the CM interference.
In the DM interference branch, the DM current flows through the test resistor RLN of the L and
N lines in sequence. Therefore, the test resistance on the DM interference equivalent circuit is 2RLN,
and the DM interference voltage is VDM. The DM interference equivalent circuit is shown in Figure 5b.
The transmission gain |TGDM(f )| of the CM voltage is derived as below.
|TGDM( f )| =
∣∣∣∣∣∣
2RLN//( 1j2π f CX )
2RLN//( 1j2π f CX ) + j2π f L
∣∣∣∣∣∣= RLN2√R2LN(4π2 f 2LCX−1)2 + 16π2 f 2L2 (5)
Usually, when the frequency f is higher than 150 kHz, 4π2f 2LCX >> 1 and 4π2f 2LCXRLN >> πfL.
The amplitude of the DM interference voltage is derived as below.
VCM= VDS × |TGDM( f )| = VDS 18π2 f 2LCX
(6)
Obviously, with the increase of frequency f, the DM interference voltage VDM will decline at a
slope of −40 dB/dec. Meanwhile, it can be seen from the formula that, in the boost PFC converter,
increasing the boost inductor can obviously reduce the DM interference, and decreasing the rate of the
up or down of switching devices can reduce the DM interference.
From the above analysis, for the DM and CM interferences, the noise source is the switching
device. The DM interference will be converted into CM interference. The parasitic parameters of
the boost PFC converter have an impact on the DM and CM interferences. However, the influence
is different. The boost inductance mainly affects the DM interference, and the parasitic capacitance
between the switching device and the radiator shell mainly affects the CM interference.
4. Model of the CM Inductor and EMI Filter Design
4.1. The High-Frequency Model of CM Inductor
Since the common-mode inductor can achieve a very large inductance value in a very small
magnetic core, it is widely used in EMI filters, as it can restrain EMI’s common-mode noise
interference very well. In the EMI conduction frequency range, the CM inductor will be affected
by the leakage inductance and various parasitic parameters when working at high frequencies, such
that its characteristics will change nonlinearly with the frequency. In order to improve the design of
EMI filters and to accurately select a common-mode inductor, it is necessary to establish a suitable
common-mode inductor high-frequency model in the EMI interference frequency range.
The CM model is more complex, and because of the nonlinearity of the magnetic element,
the parameters of the common-mode equivalent model vary with the frequency [19–21]. Based on
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these reasons, a more complex model was used to characterize the high-frequency modeling of CM
inductors. The improved model, shown in Figure 6, was based on the traditional Foster model [22].
The first level mainly consisted of the core characteristics (influence of iron core, layer number, and turn
number), the second level determined the position and amplitude of the second resonant peak, and
the third level determined the phase frequency characteristics before and after the second resonance
peak, in which stray capacitance C1 is mainly related to the lead length of the common-mode inductor.
The n-order Foster model can be expressed by n-harmonic peaks.
Figure 6. Common-mode inductor high-frequency model.
In order to verify the feasibility of the model, an impedance analyzer was used to test the CM
inductance sample, and the scanning frequency range was 150 kHz to 30 MHz. Figure 7 shows the
comparison results, fitted using MATLAB.
Figure 7. MATLAB fitting comparison.
According to the simulation results in Figure 7, the high-frequency model of the CM inductor
(see Figure 6) in this paper had a better fitting effect both in impedance (see Figure 7a) and in phase
(see Figure 7b). Thus, the model circuit shown in Figure 6 can reflect the change of the CM impedance
in the frequency range of 10 kHz to 30 MHz. This improved model is suitable for all kinds of power
converters with EMI filters, for example, PFC boost converters, bridgeless converters, and so on.
4.2. EMI Filter Design
The EMI filter’s attenuation of conducted EMI can be expressed as the voltage insertion gain.
The voltage insertion gain is defined as the ratio of the interference voltage measured before and after
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adding the EMI filter. Similarly, CM and DM equivalent circuits of the EMI filter need to be established,
and then the CM and DM attenuation effects of the filter are considered, respectively. The filtering
effect of EMI filters is not only related to its own parameters, but is also closely related to interference
source impedance. Therefore, in order to design EMI filters efficiently, it is necessary to choose an
appropriate filter topology according to different impedance characteristics. In medium and high
power of the converters, due to strong common-mode interference, two-stage EMI filters are usually
used to suppress interference. In general, the leakage inductance of a CM inductor is used as a DM
inductor when designing an EMI filter. Figure 8 shows the two-stage EMI filter topology. In Figure 8,
CY1 and CY2 are CM capacitors and their values are equal, CX1–CX3 are DM capacitors, and LCM1 and
LCM2 are CM inductors.
Figure 8. The EMI filter topology.
The attenuation of an EMI filter can be represented by the voltage insertion gain. The common-
mode equivalent circuits are shown in Figure 9. The differential-mode equivalent circuits are shown in
Figure 10.
Figure 9. Common-mode equivalent circuits.
Figure 10. Differential-mode equivalent circuits.
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The attenuation can be exemplified by the common-mode equivalent circuit. The CM interference
voltage is V’CM when the filter is not added, and the CM interference voltage is VCM when the filter is
added. Therefore, the CM insertion gain is derived as below.
GCM(s) =
V′CM
VCM
= LCM1LCM22CY12CY2s4 + LCM22CY12CY2RCMs3
+[LCM22CY1 + 2LCM1(CY1 + CY2)]s2
+2RCM(CY1 + CY2)s + 1.
(7)
Figure 11 shows a simplified common-mode equivalent model. According to Equations (8)–(11),
the insertion loss of the common mode can be calculated.
ZCM1 = R + ZL1; (8)
ZCM2 = ZL2 + ZY1 × ZCM1ZY1 + ZCM1 ; (9)
GCM = (ZY2 + ZCM2)× ZY1 + ZCM1ZY1 + ZY2 ; (10)
IL = 20log10
√
(Re|GCM|)2 + (Im|GCM|)2 . (11)
Figure 11. Common-mode equivalent circuit simplified diagram.
According to the previous analysis of the boost PFC circuit and the high-frequency modeling
of the common-mode inductor, the high-frequency attenuation performance of the EMI filter can be
evaluated more accurately. Meanwhile, it will better suppress the interference of the boost PFC circuit,
which helps the reliability of power converters.
5. Experimental Results
Based on the above analysis, the EMI filter was designed, and the boost PFC converter was
optimized. The experimental platform of a 2.4-kW boost PFC motor was built, and the experimental
prototype is shown in Figure 12a. Figure 12b is the experimental EMI test platform. Figure 12c shows
the input voltage and input current waveforms of the boost PFC converter system. Figure 12d shows
the output voltage waveforms. Figure 13 shows the EMI conduction test results of the experimental
prototype. Clearly, as shown in Figure 13, the 2.4-kW boost PFC test platform could successfully pass
the EMI test. The power factor (PF) of the prototype was very high, and the system could run stably
for a long time, thus ensuring the security, reliability, and stability of the system.
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Figure 12. Experimental results.
Figure 13. EMI conduction test results.
6. Conclusions
A boost PFC converter can be used to analyze and suppress the EMI issue of power converters.
Here, CM and DM interferences of the boost PFC converter were analyzed and discussed in detail.
To alleviate the EMI challenges in the reliability of the entire converter system, a common-mode
inductor was designed accordingly and modeled. Using MATLAB simulations, it was found that
the improved model, based on the traditional Foster model, could better represent the impedance/
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frequency characteristics of the common-mode inductor. In addition, the design of the EMI filter could
better suppress the CM and DM interferences of the boost PFC converter. EMI-conducted interference
could be suppressed using this method. Thus, the reliability of the boost PFC converter was improved.
Finally, both simulation results and experimental tests validated the analysis and results.
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Abstract: DC-DC buck converters are widely used in portable applications because of their high
power efficiency. However, their inherent fast switching releases electromagnetic emissions,
making them prominent sources of electromagnetic interference (EMI). This paper proposes a
voltage-controlled buck converter that reduces EMI by using a chaotic pulse-width modulation (PWM)
technique based on a chaotic triangular ramp generator. The chaotic triangular ramp generator is
constructed from a simple on-chip chaotic circuit linked with a symmetrically triangular ramp circuit.
The proposed converter can thus operate in the chaotic mode reducing the EMI without requiring any
EMI filters. Additionally, using the triangular ramp signal can relax the requirement for a large LC
output filter in chaotic mode. The effectiveness of the proposed scheme was experimentally verified
with a chaotic triangular ramp generator embedded in a voltage-mode controller buck converter using
a 0.18 μm Complementary Metal Oxide Semiconductor (CMOS) process. The measurement results
from a prototype showed that the EMI improvement from the proposed scheme is approximately
14.53 dB at the fundamental switching frequency with respect to the standard fixed-frequency PWM
reference case.
Keywords: electromagnetic interference; chaotic PWM; DC-DC buck converter; CMOS chaotic circuit;
triangular ramp generator; spread-spectrum technique; system in package
1. Introduction
The size of portable/wearable electronic devices is being decreased by integrating circuits, such
as analog circuits, high-speed digital circuits, high-speed memories, RF circuits, and antennas, into a
single system-on-chip (SoC) or system-in-package (SiP) [1]. It is desirable that these devices be small
and light-weight, and have a long battery life. Because of their high power conversion efficiency,
switched-mode DC-DC converters are widely used in portable electronic devices [2]. However,
the high periodical switching frequency of DC-DC converters produces switching noise, which leads
to spectrum noise tones at the fundamental switching frequency and its harmonics, causing serious
EMI problems. Those problems are particularly serious in SoC/SiP applications that include sensitive
blocks, especially RF or sensor circuits [3,4].
Several a posteriori solutions have been proposed to reduce the EMI of DC-DC converters.
The work in [5] found that the printed circuit board (PCB) layout has a great effect on the EMI
problem and proposed a method of PCB layout optimization to reduce EMI. The research in [6]
presented a method to reduce ringing EMI noise by using a passive loss-less snubber cell. An EMI
filter is also a common approach to solving the EMI problem [7]. Those schemes, however, need extra
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components [5,6], which increases the manufacturing cost and PCB area and make them unsuitable for
compact SoC/SiP applications.
The source of EMI in a DC-DC converter is its switching activity; therefore, reducing the EMI
should address the switching activity. Such a solution would both eliminate the need for extra
passive off-chip components and produce a better low-frequency EMI performance than previous
solutions [8]. In the literature, spread-spectrum techniques have been widely applied to the controller
of the DC-DC converter to reduce EMI at the design stage. This a priori approach concentrates on
preventing EMI directly at the switching signal. In the spread-spectrum technique, the shape of
the power spectrum is altered to reduce the harmonic peaks. The first spread-spectrum technique
for EMI reduction used carrier frequency modulation (CFM) [9,10]. The approach presented in [9]
obtains a flattened power spectrum by using sinusoidal modulation where the driving signal is a
sinusoid. The implementation of this approach is simple, but the EMI reduction performance is not
optimized, because it creates a U-shaped power spectrum that peaks at two endpoints. The work
in [10] used a cubic waveform as the driver signal to mitigate the peaks at the two end-points of
the U-shaped power spectrum while maintaining the sinusoid-based modulation, but that technique
significantly increased the complexity of the circuit. Either a triangular waveform or a sawtooth
waveform was later adopted to replace cubic waveform because that circuit is easier to implement, and
the triangular waveform offered an EMI performance similar to that with the cubic waveform-based
modulation [11–13]. Therefore, the most common method currently used to implement the CFM
spread-spectrum technique is triangular-based frequency modulation [13]. The limitation of the CFM
method is the periodic characteristic of the driver signal, which creates a discrete modulated power
spectrum. Therefore, chaos-based random pulse-amplitude modulation was proposed by several
researcher [14,15]. Assuming that a uniform random distribution could be obtained using a chaos
generator, the resulting EMI spectrum would be continuous. Several methods have been proposed to
approximate a random source [14,15]. The approach presented in [14] proposed a self-tuning offset
and amplitude-adaptive ramp control for the buck and boost converters. That solution achieved a
significant EMI improvement in both the buck and boost converters, but it is costly and applicable
only at PCB level. The offset and amplitude tuning method improves the EMI, but it causes stability
problems for the DC-DC converter.
Recently, the spread-spectrum technique has expanded to new effective schemes that use
randomized/chaotic pulse-width modulation (RPWM/CPWM) [16–18]. This spectral modification
scheme is realized by operating the converter in aperiodic mode. An analog chaotic generator (Chua’s
oscillator) was used in [16] to form CPWM for the converter. That method achieved a good performance
on EMI reduction and was simple and flexible in its design. Unfortunately, Chua’s oscillator circuit
requires many off-the-shelf passive inductors and capacitors (in μH and μF ranges), which makes it
unsuitable for compact applications. The work reported in [17] presented an on-chip CMOS-based
CPWM generator for a DC-DC converter. The digital chaotic sequence generator replaced the constant
switching frequency generator in the DC-DC converter. However, that CPWM scheme was only
modulated by chaotically hopping among a set of 4 fixed frequency levels, which generated an
upper limit for its reduction of EMI. Another approach, based on the spread-spectrum concept
called frequency hopping [18], used the RPWM technique. It randomly distributes the switching
frequency among a set of 8-fixed frequencies; thus, it reduces the spectrum only around the pre-defined
frequency sets. Additionally, that method requires a uniform distribution random circuit, which is
costly and difficult to implement. In general, existing RPWM/CPWM schemes have undesirably high
output-voltage and inductor-current ripples, which have gone unconsidered in most previous studies.
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Motivated by all those concerns, we here propose a dual-mode PWM/pulse-frequency modulation
(PFM) voltage-controlled buck converter with EMI reduction under chaotic mode operation.
The proposed solution achieves a significant EMI reduction and mitigates the aforementioned
shortcomings of previous works. First, we propose a simple and fully on-chip CMOS chaos generator
associated with a strict N-shaped chaos map to generate controllable chaotic signals. A strictly
mathematical model for the proposed chaos map circuit is derived via the stroboscopic sampling
method, and its chaotic behaviors are deeply analyzed via the Lyapunov exponent theory and a
bifurcation diagram. Second, we design a symmetrical triangular ramp generator to work with the
chaos-generator to form a chaotic ramp generator for EMI reduction. Finally, we design, fabricate,
and test a prototype implementation of the dual-mode PWM/PFM buck converter with the chaotic
triangular ramp generator using a 0.18 μm CMOS process. The result measured from the prototype
shows an EMI improvement of approximately 14.53 dB with respect to the standard PWM reference
case, while maintaining a reasonable output ripple magnitude. This proposed scheme can be applied
to any voltage mode-controlled converter and has a feature that enables the user to tune a single
converter to various electromagnetic compatibility norms.
The rest of this paper is organized as follows: in Section 2, the concept for the EMI-improved SiP
buck converter and the requirements that affect the selection of the ramp generator for EMI reduction
are presented. The section then deals with the implementation of the proposed chaotic circuit and
the chaotic ramp generator. The simulation results are presented and discussed in Section 3, and
the experimental results and EMI comparison with other state-of-the-art schemes are presented in
Section 4. Finally, Section 5 concludes this research work.
2. Proposed Chaos-Based EMI Reduction with On-Chip Chaotic Ramp Generator
2.1. SiP Dual-Mode PWM/PFM Buck Converter with Chaos-Based EMI Reduction Scheme
Buck converters are indispensable in most battery-powered devices due to their simple power
conversion step and high power efficiency. To maintain high power efficiency over a wide range
of load currents, dual-mode PWM/PFM buck converters are widely used [19,20]. Figure 1 shows
a simplified schematic diagram of our EMI-improved buck converter, along with the concept for
a SiP buck converter powered by a battery represented by a voltage source (VBAT). The buck
converter is controlled by a PWM/PFM controller to turn ON/OFF the high-side and low-side
switches (HSW/LSW) with non-overlapping pulses CPWMP/CPWMN. To eliminate the conduction
loss when the converter enters low load conditions, a comparator is utilized to output a zero-current
detection (ZCD) signal to turn off the LSW by comparing the switching node voltage (VSW) and the
ground. The bandgap reference (BGR) circuit outputs a reference level of 1.2 V to regulate the output
voltage of the converter. Also, in the block diagram, (EA) represents the error amplifier, and equivalent
series resistance (ESR) and direct current resistance (DCR) represent the parasitic resistances inside
the inductor and capacitor of the LC filter, respectively. This work presents a DC-DC buck converter
that features an automatic mode change between PWM and PFM depending on the load current level.
The corresponding output to load is in the range from 50 mA to 500 mA. When the load current is
higher than 200 mA, the converter operates in PWM mode. When the load current is lower than
200 mA, the converter automatically switches into PFM mode, in which the power stage operates
intermittently, based on the load demand. In PFM mode, the switching activity is reduced to minimize
the switching loss and maintain the high power efficiency of the converter.
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Figure 1. System-in-package (SiP) buck converter with chaos-based electromagnetic interference (EMI)
reduction. The highlighted chaotic ramp and clock generator forces the converter to operate in chaotic
mode for EMI reduction.
Figure 2 shows the proposed scheme for generating a chaotic PWM signal for EMI reduction
in a type-III compensation network. Type-III compensation is normally used for its optimized
loop bandwidth and fast transient response in a voltage-mode-controlled converter that operates in
continuous conduction mode (CCM) mode, as compared to type-I and type-II counterparts [21]. In this
scheme, a fully on-chip N-shaped chaos generator circuit is proposed. Additionally, a new design for a
symmetrically triangular ramp generator is implemented. The chaotic output of the N-shaped chaos
generator (VChaos) is applied to control the triangular ramp generator (to VH or VBR) and generate a
chaotic triangular signal (VCTR). The VCTR signal is then compared with the slow-varying signal at
the output (VEA) of the error amplifier to generate the CPWM to control the high side switch (HSW)
and low side switch (LSW) power switches. In chaotic operation mode, the switching period, TSW,
varies chaotically, and the duty cycle also changes from cycle to cycle. However, the average duty
cycle is constant, which means the output voltage follows the pre-determined value as expected.
The inductor current and output voltage are also chaotic, so their associated spectra can spread over
a certain frequency range. In this way, the EMI is significantly reduced using the characteristics of
the broadband frequency spectrum in the chaotic signal. Most importantly, the scheme proposed
here modulates the switching frequency (FSW) continuously in a defined range. This is equivalent to
hopping among an infinite set of switching frequencies, which results in the full elimination of the
peaks in the power spectrum present in the standard fixed-frequency PWM mode. Therefore, EMI
reduction can be higher than that offered by previous solutions [17,18].
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Figure 2. Proposed scheme for synthesizing a chaotic pulse-width modulation (PWM) signal with an
N-shaped chaotic generator for a buck converter using a type-III compensator network.
As described in the previous sections, EMI reduction via the spread-spectrum technique is always
achieved at the cost of a performance reduction in the buck converter, including: (1) an increase in the
output voltage ripple; (2) a increase in inductor current ripple; and (3) a reduction in power efficiency.
However, those negative side-effects have often been neglected in the literature [16–18]. All of those
factors require an increase in the size of passive LC output filter [8,22]. However, in the design of
SiP buck converters, a large LC is not recommended, because the space inside the package is limited.
This work mitigates those negative side-effects of the spread-spectrum technique by using a ramp
generator to generate a triangular signal instead of a sawtooth. The triangular signal mitigates the
ripple of the inductor current, thereby relaxing the requirement for large LC output filter. The overall
specifications of our DC-DC converter are listed in Table 1. The details of the implementation of the
proposed scheme are explained and discussed in Sections 2.2 and 2.3 below.
Table 1. Designed buck converter specifications.
Parameter Description Quantity
VIN Input voltage range (Battery) 2.7–4.2 V
VOUT Output voltage range 1.0–1.8 V
IOUT,max Maximum load current 500 mA
Vrip,(max) Maximum output ripple 50 mV
FSW Switching frequency 1–2 MHz
LOUT Inductor (in package) 2.2 μH
COUT Output capacitor (in package) 2.2 μF
2.2. Fully Integrated On-Chip Chaos Generator with N-Shaped Map
Chaotic sources have previously been proposed as a cheap replacement for a random signal in the
spread-spectrum technique [23]. The chaotic signal plays a key role in the distribution of harmonics
when a converter operates in the chaotic mode. So far, several CMOS chaos generators have been
reported [23–25]. Those circuits, however, are not completely straightforward to design due to their
lack of governing models [23], non-robust chaos with regard to variable circuit parameters [24], bulk,
low frequency, and high power requirements [25].
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In this section, a new, fully integrated on-chip, CMOS chaos generator is presented with its
associated mathematical chaos map. The chaos map model can be strictly derived from the circuit
operation, thus making the analysis and design simple and accurate. Because the chaos exists in a wide
continuous range, the chaos robustness with respect to the unavoidable error introduced by physical
variations in circuit devices can be significantly relaxed. Also, the compact design and low power
consumption of the proposed chaos generator make it a good pseudo-random source. To achieve EMI
reduction in the DC-DC buck converter, the output of the N-shaped chaos generator is injected into a
triangular ramp generator to construct a chaotic ramp generator as explained in detail in Section 2.3.
2.2.1. N-Shaped Chaos Generator
For the simplicity of the analysis, the proposed N-shaped chaos generator (CG) is simplified and
shown in Figure 3. The circuit consists of one capacitor C that is either charged or discharged through
two current sources/sinks (I1 and I2), respectively; the remaining part contains a controller with two
comparators, two SR latches, one AND gate, one XOR gate, and one SPDT (single pole double through)
switch. In the proposed chaos generator, the only state variable is the capacitor voltage v(t).
Figure 3. Simplified block diagram of the proposed N-shaped chaos generator.
The operation of the chaos generator can be represented by a finite state machine (FSM), as shown
in Figure 4a. The state machines S1 and S3 correspond to the charging of capacitor C at every rising
edge of the clock (CK) or when v(t) reaches the upper limit VHC; the state S2 corresponds to its
discharging when v(t) reaches the low limit (VLC). The dynamics of the proposed chaotic circuit can be
represented by a 1-D piece-wise map, a so-called stroboscopic map. Assuming that at tH, the capacitor
voltage reaches VH, which triggers the control signal Vctrl to be HIGH (Q = 1), capacitor C is discharged
through I2 as follows:
v(t) = VHC − I2C (t − tH) (1)
Also, at the beginning of the next period (tk), Vctr is triggered to be LOW (Q = 0) by the clock
signal, and capacitor C is charged by I1:
v(t) = Vk +
I1
C
(t − tk) (2)
130
Electronics 2018, 7, 254
 
(a)  (b)  
(c)  (d)  
Figure 4. Operation of the N-shaped-based chaos generator: (a) Finite state machine. (b–d) Capacitor
voltage waveform.
The 3 possibilities that the FSM can evolve depend on the value of state variable v(t) at tk. First,
the state space is separated into 2 sub-spaces (R1 and R2 + R3), depending on boundary condition Vb1,
which is defined as the voltage level at which the capacitor voltage is charged from VLC to Vb1 within
one clock cycle T. Vb1 is calculated from discharging Equation (2) as follows:
VHC = Vb1 +
I1
C
T → Vb1 = VHC − I1C T (Vb1 < VHC) (3)
• Sub space R1: At tk, if Vk < Vb1, the capacitor will continue charging on the next clock cycle as
shown in Figure 4b, corresponding to FSM S1. However, if Vk > Vb1, the subspace higher than Vb1
can be divided into 2 other sub spaces, R2 and R3, depending on a second boundary condition,
Vb2.
• Sub space R2: The capacitor continues charging until v(t) reaches VHC and then discharge for the
time durations ta and tb, respectively. Figure 4c shows the representative waveform for this case
with the charging period ta and discharging period tb, which can be deduced from Equations (1)
and (2): ta = I1/C × (VHC − Vk); tb = T − ta =T −I1/C × (VHC − Vk). For this case, ta + tb = T.
• Sub space R3: The capacitor continues charging until v(t) reaches VHC, then it discharges to VLC
for the periods ta, tb, and tc, as shown in Figure 4d. In this case, ta + tb < T; therefore, tc can be
calculated as tc = T − ta − tb = T − I1/C × (VHC − Vk) − C/I2 (VHC − VLC). In this case, tb is
different from before and can be calculated using the discharging equation VLC = VHC − I2/C ×
tb. The second boundary condition can be derived by the setup tc = 0:
tc ≥ 0 → T − ta − tb = T − I1C (VHC − Vk)− CI2 (VHC − VLC) ≥ 0
→ Vb2 = VHC − I1C T + I1I2 (VHC − VLC)
(4)
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Now, the N-shaped map of the chaos generator that relates the value of state variable v(t) at every
clock instant can be written as follows:
Vk+1 =
⎧⎪⎨⎪⎩
Vk +
I1
C T, with VLC < Vk ≤ Vb
VHC − I2C T + I1C (VHC − Vk), with Vb1 < Vk ≤ Vb2
Vk + T
I1
C − (VHC − VLC)(1 + I1I2 ), with Vb2 < Vk < VHC
(5)
Furthermore, that N-shaped map can also be normalized and parametrized:
xk =
Vk
VHC
; T1 = T
I1
VHC × C; T2 = T
I2
VHC × C; xb1 =
Vb1
VHC
; xb1 =
Vb2
VHC
; (6)
Thus, the normalized chaos map of the proposed chaos generator can be presented as:
xk+1 = f (T1, T2; xk) =
⎧⎪⎨⎪⎩
xk + T1 with 0 < xk < xb1;
1 − T2 + T2T1 (1 − xk) with xb1 < xk < xb2;
xk + T1 −
(
1 − VLCVHC
)(
1 + T2T1
)
; with xb2 < xk < 1;
(7)
2.2.2. Dynamical Analysis of the Chaos Map
Before implementing the chaos generator at the circuit level, the proposed mathematical model
for the chaos generator is realized to find the range of system parameters at which the circuit outputs
chaotic signal. The dynamic behavior of a chaotic system can be qualitatively studied through
Lyapunov exponents. The Lyapunov exponent of the N-shaped map is theoretically calculated as
follows [26]:
λ = lim
n→∞
1
n
n
∑
j=1
ln
∣∣ f ′(xj)∣∣ (8)
where f’(.) is the derivative of the chaotic map f (.) and can be derived as:
f ′(x) =
⎧⎪⎨⎪⎩
1 with 0 < xk < xb1;
−T2T1 with xb1 < xk < xb2;
1; with with xb2 < xk < 1;
(9)
Hence, the Lyapunov exponent is calculated as follows:
λ = lim
n→∞
1
n
(
i × ln 1 + j × ln
∣∣∣∣−T2T1
∣∣∣∣+ k × ln 1) = limn→∞ jn
(
ln
∣∣∣∣T2T1
∣∣∣∣), i + j + k = n (10)
where n is the number of x points use in the calculation, i, j, k are the number of times that x belongs to
three ranges [0, xb1], [xb1, xb2], and [xb2, 1], respectively.
According to Equation (7), when T2/T1 > 1 and λ > 0, the map produces periodic doubling
bifurcation; in other words, a chaotic signal is generated [26]. Otherwise, if T2/T1 <1 and λ < 0, the
system output has a periodic state or converges to a stable point. The chaotic dynamics can also be
observed via the bifurcation diagram. For example, when T1 = 0.5 and T2 is gradually increased from
zero, the bifurcation diagram appears as shown in Figure 5, from which the dynamic behaviors of the
point, periodicity, and chaos (dense area) can be observed. The bifurcation diagram also highlights
the robustness of the chaos generation from the map versus the system parameter (T2); there is no
intermittent-periodic window inside the bifurcation diagram, unlike in previously reported work [16].
The circuit parameters for designing the N-shaped chaos generator in the next section can be selected
easily based on the bifurcation diagram shown in Figure 5. The dynamics behaviors of the chaotic map
can be further examined in another reported work [27].
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Figure 5. Bifurcation diagram versus T2 of the mathematical model of the proposed N-shaped chaos
generator. The range of T2 associated with the dense area of the diagram shows chaotic behavior and
can be used later to design Complementary Metal Oxide Semiconductor (CMOS) chaotic circuit.
2.3. Design of Chaotic Triangular Ramp Generator
In the voltage mode of a DC-DC buck converter, a ramp signal is needed to modulate the PWM
signal. Basically, there are two different possible forms for the ramp signal, a sawtooth ramp signal
and a triangular ramp signal. The studies in [4] demonstrated that a symmetrically triangular ramp
signal with equal rising and falling slopes can effectively mitigate the inductor current imbalance
effect; therefore, it can also mitigate the aforementioned side-effects of the spread-spectrum technique
without influencing the inductor current spectrum (and therefore the EMI performance). We therefore
propose a PWM ramp generator that generates a triangular signal to reduce EMI and minimize the
side-effects caused by the inductor current imbalance in the chaotic operation mode.
The detailed implementation of the proposed chaotic triangular ramp generator is shown in
Figure 6a. The proposed chaotic triangular ramp generator consists of a triangular ramp generator
linked with the proposed N-shaped chaotic circuit. Unlike a sawtooth ramp generator, in which
the discharging time is much smaller than the charging time, the time for charging and discharging
should be equal in a triangular ramp generator. Therefore, a current source/sink is used to control the
charging/discharging speed to optimize the accuracy. This requirement preserves the memoryless
property of the steady state inductor current, especially, when the switching frequency changes
from cycle-to-cycle in chaotic operation mode. In the proposed triangular ramp generator shown
in Figure 6a, the V-I converter (constructed from a error amplifier (EA), resistor (R), transistor (M1)
and a wide-swing current source using cascade current mirror (M2–M5)) controls a charging current
IChg = VBR/R. This current is copied by the current mirrors M6 and M8M10 to form a current sink
that controls the discharging current IDChg. As mentioned before, the charging and discharging time
for timing capacitor C1 must be equal, so IDChr = 2IChg. This is implemented by setting a current
ratio between current mirrors M4–M5 and M9–M10 as 2:1. The operation of the proposed triangular
ramp generator can be briefly described as follows: Assume that at the beginning, after an initial reset
event (with the triangular signal at low threshold limit (VL)), the switch M7 is OFF and capacitor C1 is
slowly charged with charge-current IChg until the capacitor voltage (ramp) reaches the upper limit
(VH). At that point, the comparator trips, and the switch M7 switch is turned ON, which discharges
the ramp to VL by the current sink M6 with IDChg = 2IChg. When the triangular signal ramps down to
VL, another cycle begins [28]. To reduce the asymmetry of the triangular ramp signal caused by current
mismatches in the current mirrors, the length of the transistors in the current mirror should be large.
133
Electronics 2018, 7, 254
 
(a) 
 
(b) 
Figure 6. Proposed design of chaotic triangular ramp generator: (a) Chaotic ramp generator; (b)
N-shaped chaos generator.
Figure 6b shows the implementation of the proposed N-shaped chaos generator. In this circuit,
the inverter MN6–MP6 plays the role of the SPDT switch, whereas the transistors MPCS1 and MNCS1
act as the current source I1 and current sink I2, respectively. The one-shot circuit is used to generate
short pulses for the SR latches because the clock signal (CLK) ideally consists of an impulse train at the
rate f = 1/T. Practically, these impulses are approximated by narrow pulses and implemented using
the one-shot circuit. The N-shaped chaotic circuit parameter was designed based on the selection of
the mathematical model’s parameters T1 and T2. For this work, T2 is selected inside the chaos region
(as shown in Figure 5) for robust chaos generation against the variation inherent in process fabrication
as mentioned in [27]. With the proposed N-shaped chaos generator, the output is chaotic, as long as
T2/T1 > 1. This condition can be easily met, irrespective of the variation of capacitor C2 (usually up to
30% of the design value). Because T1 = T × I1/(VHC), T2 = T × I2/(VHC); therefore, setting the ratio
T2/T1 > 1 is equivalent to setting the ratio I2/I1 > 1. This can be easily controlled at the circuit level
using a basic current mirror and matching the layout between the current source/sink (MPCS1 and
MNCS1).
The triangular ramp generator and N-shaped chaotic circuit are connected together to construct
the chaotic ramp generator. The switching frequency of the triangular ramp generator proposed in
Figure 7 can be expressed as [29]:
fSW =
1
T
=
IChg
2C(VH − VL) (11)
where VH and VL are the high and low bounds of the triangular ramp signal, respectively. Clearly,
Equation (7) shows that two parameters can define the switching frequency of the triangular ramp
generator: the ramp bounds (VH and VL) and the charging current IChg of the triangular signal. To alter
the switching frequency from cycle to cycle, one or both parameters can be modulated using the
generated chaotic signal (Vchaos) from the N-shaped chaotic generator.
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Figure 7. Modulation of chaotic triangular ramp signal: (a) peak modulation; (b) slope modulation.
For the first scheme (peak modulation), keeping the low bound (VL) and the charging current
(IChg) unchanged causes the switching frequency of the ramp generator to depend only on the high
bound (VH). The chaotic signal generated from the N-shaped chaos generator can then be fed directly
into the VH of the comparator, making VH = Vchaos; therefore, the switching frequency of the ramp
generator is chaotically modulated. Figure 7a depicts the timing diagram for that method. For the
second method (slope modulation), the chaotic signal generated from the N-shaped chaos generator
can be indirectly fed into the V-I converter at VBR, making VBR = Vchaos. Its timing diagram is shown
in Figure 7b. In this scheme, the chaotic signal is converted into chaotic charging/discharging currents;
therefore, the ramp signal and switching frequency are also chaotic. The chaotic signal from the
N-shaped ramp generator cannot be fed directly into VBR because that continuous chaotic signal also
changes the charge/discharging current within one cycle. Therefore, the chaotic signal is sampled
only at the end of each cycle by an impulse (S) signal from the low-threshold comparator (U1) inside
the ramp generator circuit. This configuration keeps the charging/discharging current (IChg/IDChg)
unchanged until the end of the current cycle and eliminates disturbances on the triangular waveform.
The switching frequency deviation (ΔFSW) in the chaotic mode is set near the fixed-frequency mode at
1.2 MHz and the frequency envelope of the chaotic triangular ramp signal is in the range of:
( fSWL; fSWH) =
( IChg
2C(VHmax − VL) ;
IChg
2C(VHmin − V)
)
=
( IChg
2C(VHC − VL) ;
IChg
2C(VLC − VL)
)
(12)
for the peak modulation and:
( fSWL; fSWH) =
( IChg(min)
2C(VH − VL) ;
IChg(max)
2C(VH − VL)
)
=
(
VLC
R
2C(VH − VL) ;
VHC
R
2C(VH − VL)
)
(13)
for the slope modulation. By using Equations (12) and (13), the circuit parameters of the chaotic
ramp generator such as C1, IChg, VH, VL, VHC, and VLC can be derived for implementation.
The derived values of VHC, VLC from Equations (12) and (13) in combination with the normalized and
parametrized Equation (6) presented in Section 2.2 can then be used to calculate the circuit parameters
for N-shape chaos generators T, I1, I2 and C. It should be noted that the N-shaped chaos generator
confines its chaotic signal at the output within a defined band [VLC; VHC] by two comparators.
This assures that the frequency deviation of the chaotic ramp signal can be accurately controlled.
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This characteristic adds extra controllability to the chaotic ramp generator as the frequency deviation
can be customized.
Of the two methods for generating the chaotic triangular ramp signal presented above, the peak
level injection offers easier implementation. The slope modulation is more complex because it samples
the chaotic signal and thus needs an additional sampling circuit. The slope modulation scheme also
requires a high bandwidth V-I converter because the speed for converting the chaotic signal into
chaotic current needs to be fast enough for the charging current to switch from one level to another at
the beginning of each cycle. In practice, the bandwidth of the V-I converter is set to at least 10 times the
switching frequency. In designing the triangular circuit, because the ramp down slope of the triangle is
lower than that of the sawtooth ramp generator, the design of the comparator is simple, and the power
consumption of the comparator is low. Additionally, because the ramp amplitude directly affects
the stability of the buck converter in voltage mode [21], the compensation network of the converter
using a triangular ramp generator with peak modulation should be designed carefully. For the slope
modulation method, the amplitude of the ramp signal is kept constant, and the stability does not
change once the compensation network is fixed.
3. Simulation Results
Before fabricating a chip, we examined the performance of the proposed EMI-improved buck
converter through a simulation. The chaotic ramp generator presented in the previous section was
applied to the dual-mode PWM/PFM buck converter in Figure 1 to examine the EMI reduction
performance. The simulation was conducted for both the standard mode and the chaotic mode for
ease of comparison. The nominal switching frequency FSW for the standard mode was set to 1.2 MHz,
and the chaotic frequency range was set at +/−10% of the Fsw (1.08 MHz to 1.32 MHz) and +/−20%
of Fsw (0.96 MHz to 1.44 MHz).
In the standard mode, the design parameters of the triangular ramp were set at VBR = 0.6 V,
C = 3 pF, VH = 1.5 V and VL = 0.8 V to achieve a nominal of FSW = 1.2 MHz. To achieve the frequency
deviations of +/−10% and +/−20% around the nominal switching frequency FSW, the bounds of
the chaotic signal (VChaos) applied to the VBR of the ramp were set at VHC = 0.66 V, VLC = 0.514 V,
VHC = 0.71 V, and VLC = 0.46 V, in accordance with Equation (9). In the chaotic mode, the mean value
of FSW = 1.2 MHz is defined using the mean value of VHC and VLC. Following the condition of
T2/T1 > 1 or I2/I1 > 1 to output the chaotic signal, the parameters of the N-shaped chaotic circuit were
set at: C = 3 pF, I1 = 1 μA, I2 = 6 μA, and CK = 1 MHz for both cases. The simulation setup for the
converter was: VIN = 3 V, VOUT = 1.8 V, IOUT = 250 mA, L = 2.2 μH and COUT = 2.2 μF. The ESR value
of the capacitor (ESR = 30 mΩ) and the other components of the compensation network were selected
from commercial elements to give a good predictable result when comparing the simulation with the
real test chip measurement results.
Figure 8 shows the simulation results for the converter when operating in the chaotic mode with
the chaotic triangular ramp generator using slope modulation. Clearly, the chaotic signal from the
N-shaped chaos generator is sampled at the beginning of each switching cycle and then fed into
the V-I converter at the VBR of the triangular generator. As a consequence, the converter operates
in the chaotic mode. The inset figure of inductor current shows that it varies chaotically; therefore,
the EMI performance will be improved. The chaotic operation of the buck converter can also be easily
confirmed from the phase portrait of two internal chaotic states (inductor current and output voltage)
shown in Figure 9b. Compared to the standard mode shown in Figure 9a, in which the operation is
stable between two equilibrium points and can thus be presented by only one trajectory, the chaotic
operation shows a complex pattern, including multiple un-repeated trajectories that represent chaos.
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Figure 8. Steady-state time-domain simulation results of the converter in chaotic mode using chaotic
triangular ramp generator with slope modulation.
(a)  (b)  
Figure 9. Operation mode of buck converter under phase-portrait view between two internal states
(output voltage and inductor current): (a) Standard mode. (b) Chaotic mode.
The simulated switching frequency distribution of the chaotic triangular ramp generator using
slope modulation is shown in Figure 10. To achieve the most flattened power spectrum, a uniformly
distributed switching frequency is most desirable [18]. As seen in Figure 10, the distribution of the
chaotic switching frequency is not uniformly distributed over the desired frequency range. However,
the frequency spreads out continuously in the pre-defined range; therefore, harmonic peaks in the
power spectrum in chaotic mode are expected to disappear.
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(a)  (b)  
Figure 10. Simulated distribution of the switching frequency in chaotic mode using slope modulation:
(a) 1.2 MHz +/− 10% (1.08 MHz to 1.32 MHz); (b) 1.2 MHz +/− 20% (0.96 MHz to 1.44 MHz).
Generally, the EMI reduction of the switched-mode dc-dc converters using spread spectrum
technique can be verified by analyzing the power spectrum [16–18]. The power spectrum of the
switching node and the output node were calculated using the available spectrum analyzer tool in
Cadence software. Because of the intended target is to show the power spectrum up to 30 MHz,
the resolution bandwidth (RBW) for the calculation of power spectrum was 6.67 kHz. The selected
bandwidth for the spectrum analyzer in Cadence was also setup at 5 GHz for capturing all the
harmonics for the analysis. Figures 11 and 12 show the simulated power spectra of the output
node and switching node under different conditions of frequency deviation under ILOAD = 250 mA.
The spectrum of the converter in the standard mode with a fixed switching frequency of FSW = 1.2 MHz
is included as a benchmark for comparison with the chaotic mode. Clearly, the power is densely
concentrated at the fundamental frequency of 1.2 MHz and its harmonics when the converter
operates in standard mode, whereas the spectrum is continuous and the amplitudes of the spectral
peaks are reduced in chaotic operations. This is because the total emitted energy does not change;
instead, the energy gets spread over a wider frequency range, thereby reducing peak emissions [30].
To determine the optimal frequency deviation in the chaotic mode in terms of EMI reduction
performance and minimize the negative side-effects, the proposed design was simulated for 2 cases.
For the first case, the switching frequency was chaotically varied within +/−10% of FSW, which
reduced the fundamental harmonic peak from −13.34 dBm to −28.4 dBm at the output node and
improved the peak at the switching node from 10.12 dBm to −4.87 dBm. The improvement of the
power spectrum of the output node is similar to that of the switching node, and the EMI reduction for
this case is approximately 15 dBm. For the second case, when the frequency deviation is increased to
+/−20% of FSW, the EMI reduction is approximately 19 dBm.
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(a)  (b)  
Figure 11. Simulated power spectrum in chaotic mode (with slope modulation) with FSW +/− 10%
(1.08 MHz to 1.32 MHz): (a) Output node; (b) Switching node (@VDD = 3.0 V, Vo = 1.8 V, Io = 500 mA,
L = 2.2 μH, C = 2.2 μH).
 
(a)  (b)  
Figure 12. Simulated power spectrum in chaotic mode (with slope modulation) with FSW +/− 20%
(0.96 MHz to 1.44 MHz): (a) Output node; (b) Switching node (@VDD = 3.0 V, Vo = 1.8 V, Io = 500 mA,
L = 2.2 μH, C = 2.2 μH).
As shown in the power spectra in Figures 11 and 12, as the frequency deviation increases,
the power spectra can be effectively spread over a wider frequency range, thereby reducing the
peaks at the harmonic frequencies to much lower levels. In previous works using the randomized
modulation technique [17,18], the power at the harmonic frequencies was spread out around discrete
fixed-frequency levels. In particular, using the theory reported in [18], and assuming that randomness
was assured, the theoretical reduction (ideal case) in the power spectrum using 2, 4, and 8 switching
frequencies was 6 dB, 12 dB, and 18 dB, respectively. Using the spread-spectrum chaotic modulation
proposed here, the reduction in the power spectrum can easily be more than 18 dB without the
requirement of randomness because the power spectrum is spread continuously out rather than
clustered around discrete frequency harmonics. Also, the hardware implementation of this proposed
system is much simpler than that in the previous work. Therefore, the proposed design outperforms
those earlier works.
Theoretically, the inductor current imbalance effect caused by the time-varying switching
frequency in chaotic mode can be eliminated by using the triangular ramp generator. In fact,
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the non-idealities, such as the non-ideal triangular ramp and the delay in the drivers and controller,
will cause a small imbalance in the inductor current; therefore, in fact, the low-frequency ripple
caused by the chaotic switching frequency still exists [4,28]. This perturbation will be injected into
the output voltage at the switching frequency. A feedback network in response to perturbation at
such a high rate of change cannot occur in a voltage-mode converter with limited bandwidth (0.2–0.3
switching frequency (FSW)), so the perturbation from the inductor current imbalance is injected into
the output node. THis increases the output voltage ripple compared to the fixed-frequency PWM
operation mode. After a few cycles, the amount of output voltage ripple accumulates, and the feedback
network will start to respond and remove the redundant voltage. Figure 13 shows the simulation
results for the inductor current ripple and the output voltage ripple when the converter operates in
chaotic mode. As seen in this figure, the converter output ripple increases compared to the standard
fixed-frequency mode (and the mean value of the output voltage is considered to be unchanged).
In particular, the output ripple is more than two-fold (28 mV vs. 13.36 mV of standard mode) with FWS
+/− 10%, while the output ripple is more than three-fold that of standard mode when the switching
frequency deviation ΔFSW is increased to +/− 20% (36 mV vs. 13.36 mV of standard mode). Clearly, the
output voltage ripple in the chaotic PWM mode is much higher than in the standard fixed-frequency
PWM mode.
 
(a)  (b)  
Figure 13. Simulated output voltage and inductor current waveform in chaotic mode: (a) Using
ramp generator with slope modulation; (b) Ramp generator with peak modulation. Standard mode:
VOUT_ripple: 13.36 mV, IL_ripple: 257 mA (@ Simulation condition: Io = 250 mA). (FSW +/− 10%
(1.08 MHz to 1.32 MHz); FSW +/− 20% (0.96 MHz to 1.44 MHz)).
As presented previously, there are two schemes for chaotic modulation in the triangular ramp
generator: peak modulation and slope modulation. All of the simulated results above are based on the
triangular ramp generator using slope modulation. To re-confirm the advantages of slope modulation,
we also checked the performance of the converter with the ramp generator using peak modulation.
Under the same frequency deviation condition with peak modulation, the output ripple rose to 213 mV
and 549 mV, and the inductor current ripple rose to 549 mA and 984 mA, respectively, for 10% and
20% of switching frequency deviation. This confirms that peak modulation should not be used in the
chaotic ramp generator even if the EMI performance could be improved significantly because of the
large trade-offs in the output voltage ripple and inductor current ripple.
The results from the simulation showed that the frequency deviation (ΔFSW) should be small
to limit the effects on the output ripple and the inductor current ripple, but it should also be large
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to achieve a significant EMI reduction. Therefore, the value of ΔFSW should be determined by
balancing the trade-off between the ripple performance and the EMI of the converter. The switching
frequency deviation should not usually be more than 20% because of the large trade-offs on the
primary performance, such as output voltage ripple, inductor current ripple, and power efficiency.
For example, when ΔFSW was higher than 20%, the output voltage ripple was increased by orders of up
to 10 mV, which is unacceptable for practical use. Additionally, the high inductor current ripple with
the triangular ramp using peak modulation adds difficulty in designing the PWM/PFM controller,
because the load current is indirectly sensed through the inductor current when switching between
the PWM/PFM modes. Because the inductor current ripple changes from cycle-to-cycle, unexpected
ring switching will happen between PWM and PFM. Therefore, the triangular ramp generator using
slope modulation is more appropriate because of it much lower ripple. Finally, it is important to
understand that the effect of a fixed frequency of the clock (CK) in the chaotic circuit does not affect
the EMI reduction performance of the proposed scheme, as was found in [18], because the operation
of the converter is asynchronous with the clocking signal (CK) of the chaos generator. As shown by
the power spectrum when the converter is in chaotic mode (Figures 11 and 12), it does not peak at
CK = 1.2 MHz.
4. Experimental Results and Discussion
4.1. EMI Reduction Performance of the Proposed Scheme
To verify the proposed chaotic PWM scheme and compare it with a fixed-frequency PWM, a buck
converter with the proposed chaotic ramp signal generator and slope modulation was designed and
fabricated using a 3.3 V, 0.18 μm, CMOS one-poly six-metal-layers process. The active chip area
was 0.626 mm2 (0.602 μm × 1.04 mm), excluding bonding pads, where the power transistors occupy
520 × 365 μm2. The chip photograph and the chip mounted on PCB for testing are shown in Figure 14.
The experimental setup is shown in Figure 15 and the list of component values for the prototype is
shown in Table 2. The terminal MODE (MODE = 0:Fixed-frequency PWM, MODE = 1:Chaotic PWM)
can switch between the standard fixed-frequency PWM mode and the proposed chaotic PWM mode.
Unless otherwise stated, all of the following results were measured using an input voltage of 3.3 V.
 
(a)  (b)  
Figure 14. (a) Chip layout of the chaotic-PWM (pulse-width modulation) voltage-mode buck converter;
(b) Chip microphotograph; chip test on printed circuit board (PCB) (the top).
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Figure 15. Experimental setup of the monolithic EMI-improved SiP buck converter. R is the current
biasing current resistor of the V-I converter for the triangular ramp generator, and the VBR, VHC, and
VLC of the triangular ramp generator are easy to tune.
Table 2. List of component values used in test setup.
Parameter Quantity
CIN 10 μF
LOUT 2.2 μH
COUT 2.2 μF
RFB1 4.3 kΩ
(*) RFB2 9.47 kΩ
C1 15 pF
C2 1 nF
C3 470 pF
R1 4.7 kΩ
R2 560 Ω
(*) RFB2: Controlled by a variable resistor (internal VREF: 1.238 V).
First, we constructed an experiment to examine the operation of the ramp generator to verify its
functional operation before checking the EMI performance of the proposed scheme. Figure 16 shows
the measurement results for the ramp generator in two modes (controlled by the MODE terminal).
Because the parasitic capacitor on the voltage probe terminal of the measurement equipment is quite
high (up to 10 pF) compared to the internal capacitor of the ramp and clock generator (2 pF in this
study), the ramp signal should not be measured directly. Instead, an on-chip reading buffer was
embedded to measure the clock signal inside the chip. The biasing current resistor (R) of the V-I
converter for the triangular ramp generator is off-chip in order to tune the biasing current of the ramp
generator in the prototype. When the MODE terminal is connected to the GND, the triangular ramp
generator works in standard mode, whereas it works in chaotic mode when the MODE terminal is
connected to the VDD. Figure 16a,b shows the measurement results from the triangular ramp generator
for the standard mode and the chaotic mode (FSW +/− 20%), respectively. Clearly, the switching
frequency is a constant for the standard mode when a fixed VBR is used and chaotic when chaotic VBR
generated from the N-shaped chaos generator is used. The measured constant FSW is approximately
1.2 MHz (MODE = 0 V, VBR = 0.61 V), and the measured chaotic switching frequency is in the range
from 1.06 MHz to 1.37 MHz (MODE = VDD; VBR is chaotic when internally connected to the N-shaped
chaos generator; VHC = 0.73 V, VLC = 0.41 V (tuned values)). The experimental result for the triangular
ramp generator matches well with the simulation result, with only a small mismatch caused by
chip fabrication.
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(a)  (b)  
Figure 16. Measurement result of the chaotic ramp generator: (a) Standard mode: triangular ramp
generator with fixed switching frequency of 1.2 MHz (1.214 MHz); (b) Chaotic mode: ramp generator
with chaotic switching frequency at FSW +/− 20%. (Channel 1: VBR; Channel 2: clock impulse signal.
The width of measured impulse: ~15 ns; (X: 4 us/div, Y: 0.3 V/div)).
To test the EMI reduction in chaotic mode, the operation of the designed PWM/PFM buck
converter in standard mode with a fixed switching frequency was also confirmed. Figure 17 shows the
experimental results of the converter in standard mode under different load conditions (250 mA–PWM
and 150 mA–PFM). The measured output ripples were 17 mV and 28 mA for the PWM and PFM
modes, respectively.
 
(a)  (b)  
Figure 17. Measurement results for the fabricated chip in standard mode: (a) PWM mode
(IOUT = 250 mA); (b) pulse-frequency modulation (PFM) mode (IOUT = 150 mA).
Because the switching node (rather than the output) is the dominant source of EMI [18],
we evaluated the EMI performance by looking at the peaks in the power density spectrum of the
inductor current (IL), aiming to reduce it compared with its fixed-frequency counterpart. To evaluate
the effectiveness of the proposed scheme, the inductor current of the buck converter in both the
standard and chaotic mode was measured and analyzed using the discrete Fourier transform in
MATLAB to estimate the EMI reduction. Figure 18a shows the measured inductor current in standard
mode (top) and chaotic mode (bottom) with 10% switching frequency deviation, and Figure 18b
shows their associated power spectrum analyses. The peaks that appear at the multiples of the
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fundamental frequency, FSW, are dramatically suppressed compared to the standard mode, similar
to the simulation results in the previous section. The observed peak reduction at the first harmonic
is about 14.53 dB, which agrees closely with the simulation result (15 dB). In fact, these differences
come from the statistical properties of the chaotic output trajectory (in other words, the statistics of
the chaotic frequency distribution). Also, the peak of the first harmonic of the power spectrum is at
approximately 1.214 MHz for the standard mode, whereas the highest peak harmonic in the chaotic
mode is at 1.2 MHz. Thus, the chaotic frequency distribution is focused at 1.2 MHz in chaotic mode,
which slightly lowers the power spectrum reduction level of the proposed scheme. Additionally,
the low spectrum peaks in the low-frequency range (lower than the minimum chaotic switching
frequency) come from the low-frequency disturbance of the inductor current when the chaotic PWM is
applied. However, it is still much lower than the other peaks, so it is not a concern related to EMI.
(a)  (b)  
Figure 18. Measurement result of the fabricated chip: (a) Inductor current of the standard mode (top)
and chaotic mode (bottom) (measurement mode: AC coupling @DC level: 0 V); (b) Power spectrum
calculation results.
Comparisons with the standard are necessary to demonstrate the effectiveness of the proposed
method. The EMI measurements of the buck converter in standard and chaotic modes are shown
in Figure 19 along with the CISPR22 A-B limit. The EMI reduction obtained from the measurement
is 14.36 dB at the fundamental switching frequency. The results show that operating the converter
in chaotic mode reduces the EMI in the low-frequency range, which is consistent with the power
spectrum analysis. The proposed method reduces the EMI of the DC-DC converter and satisfies the
EMI standard is indicated in CISPR 22. In the test setup, the LISN (impedance stabilizer network) is
located between the input power supply and the DC-DC converter under test [17]. Power spectrum
analyzer is set at RBW = 3 kHz, and the frequency range of the measurements is 0.5–30 MHz.
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Figure 19. Conducted emission measurement of the buck converter.
The EMI performance of the proposed chaotic PWM scheme and other state-of-the-art works
using the spread-spectrum technique are compared in Table 3. The proposed scheme achieved better
EMI performance than the other alternatives compared. The performance of the proposed scheme can
be explained by the fact that the chaotic switching frequency in the proposed scheme is continuously
spread out within a certain frequency range rather than swept at several random fixed-frequency
levels, as presented in [17,18]. In addition, the randomized PWM methods in [17,18] are usually costly
because of their complex designs and the difficulty of confirming randomness. The most appealing
advantage of the proposed scheme is that it can be easily embedded into any PWM buck converter
using a standard ramp generator without modifying the overall structure. Therefore, the proposed
scheme offers a cheap and effective solution for practical usage.
Table 3. EMI reduction performance of the proposed scheme and stage-of-the-art alternatives.
Ref.
Implementation
Method
Modulation
Technique
EMI
Reduction
Switching
Frequency
Compatibility for
On-Chip Integration
[17] CMOS@ 0.35 μm Random PWM 12.85 dB 0.89–1.44 MHz Suitable
[18] CMOS@ 0.18 μm
Random PWM
(Frequency hopping) 12.6 dB 1.4–2.1 MHz Suitable
[19] Hybrid Chaotic PWM 10 dB 1 60 +/− Δf 2 No
This work CMOS@ 0.18 μm Chaotic PWM 14.53 dB 1.04–1.31 MHz Suitable
1 Extracted from figure; 2 Δf is not determined.
4.2. Reducing the Side Effects of the Proposed EMI-Improvement Scheme
The main purpose of a DC-DC converter is power conversion; therefore, the power efficiency
of a converter must be maintained in a reasonable range whatever EMI reduction technique is used.
Figure 20 shows the measured power efficiency at different load currents. The maximum power
efficiencies of the converters are 84% and 83.1% for the fixed-frequency PWM mode and chaotic PWM
mode, respectively. There is no difference in the power efficiency between the two PFM modes because
they are common and are not included in EMI reduction. When the converter operates in PWM at
moderate and heavy loads (200 mA to 450 mA), the power efficiency of the chaotic mode is less than
that of the standard mode. The maximum power efficiency degradation is at the maximum load
condition of 450 mA, with a reduction of 2% in power efficiency, mainly from the conduction loss,
because the average switching frequency of the converter in chaotic mode and fixed-frequency in
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standard mode is approximately equal. When the converter operates in the chaotic mode, the ripple
range of the inductor current increases, which results in an increase in the RMS inductor current. As a
consequence, the power loss on the inductor and the on-resistance of the power switches also increases.
Figure 20. Measured power conversion efficiency at standard fixed-frequency mode and chaotic
frequency mode with FSW +/− 10%. The maximum power efficiency reduction of 2% is at 450 mA of
load current.
Figure 21 shows the measured output voltage ripple in two modes. In this experiment, additional
capacitors were added (as shown in Figure 3) to eliminate the high-frequency noises caused by the
switching operation of the power switches. The measurements show an output voltage ripple of 38 mV
and 16 mV for chaotic mode and standard mode operations, respectively. Compared to the output
voltage ripple when the converter operates in PFM mode (Figure 17b), the ripple of the converter in
PWM chaotic mode is approximately the same. This can be solved by increasing the capacitor value at
the output but that increases the power module and adds additional costs. However, compared to
the active EMI reduction with an input filter, this scheme is still much better, and therefore, it can be
used for many applications. For a further demonstration, we conducted an experiment in which we
increased COUT to 4.7 uF. The output voltage ripple decreased from 38 mV to 27 mV (approximately
equal to the output voltage ripple when the converter enters PFM mode at a light load). It should be
noted that this might result in instability. As a consequence, the compensation network should be
redesigned to balance EMI performance with other factors, depending on the specific application.
 
(a) 
Figure 21. Cont.
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(b) 
Figure 21. Measurement of output voltage ripple: (a) Chaotic mode and (b) Fixed-frequency mode
(Measurement Mode: AC coupling @ DC level: 0 V).
5. Conclusions
In this paper, we have proposed and implemented a SiP buck converter with a fully on-chip
chaotic triangular ramp generator for EMI reduction. The on-chip chaotic triangular ramp generator is
constructed from an N-shaped chaos generator linked with a symmetrical triangular ramp generator.
The on-chip chaos generator generates a controllable chaotic signal and applies it to modulate the slope
of the triangular signal. The proposed modulated triangular signal based on the N-shaped chaotic
circuit is then applied to the spread-spectrum control of a dual-mode PFM/PWM SiP buck converter
with EMI reduction. To verify the effectiveness of the proposed scheme, the proposed EMI-improved
buck converter was fabricated in a standard 0.18 μm CMOS process, and the experimental results
verified the effectiveness of the proposed technique. The proposed scheme experimentally achieved up
to 14.53 dB EMI reduction. In the simulation, extending the spread-spectrum bandwidth increased the
EMI reduction amount to 19.13 dB with a 20% deviation in the switching frequency. The modulated
triangle signal reduces the inductor current imbalance when the converter operates in chaotic mode.
Therefore, the magnitude of the output voltage ripple and inductor current ripple of our design is
lower than that in other works. This relaxes the required LC value for the output filter of the DC-DC
converter. Due to its simplicity of implementation, high EMI improvement, and LC size relaxation,
the proposed scheme can effectively solve EMI issues in many applications, especially on-chip and
in-package solutions.
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Abstract: In this paper, a complete computer aided procedure based on the power density concept
and aimed at the automatic design of EMI filters for power electronic converters is presented. It is
rule-based, and it uses suitable databases built-up by considering information on passive components
available from commercial datasheets. The power density constraint is taken into consideration by
imposing the minimization of the filter volume and/or weight; nevertheless, the system in which
the automatically designed filter is included satisfies the electromagnetic compatibility standards
limits. Experimental validations of the proposed procedure are presented for two real case studies,
for which the performance and the size of the best filter design are compared with those related to a
conventionally designed one.
Keywords: EMI filter; power converter; power density; optimal design; electrical drives
1. Introduction
The use of power electronic converters is very common in many industrial applications such as in
the aeronautic and automotive fields, in hybrid vehicles, and in the electric aircraft context. This trend
usually generates a reduction of the installation cost, but low volume and weight requirements
are very important to facilitate installation, handling, and maintenance operations of the power
converter. High power density power electronic converters are becoming increasingly essential for
future markets [1,2].
The use of power devices with high speed commutation makes such systems unintentional
EMI sources. Therefore, EMI attenuation solutions are necessary to ensure both the reliability and
the electromagnetic compatibility of the system of which the power electronic converter is a part.
In particular, EMI filtering is required to ensure the compliance with the emission limits imposed by
the stringent technical standards [3–12], and behavioral models of electric motors can also be used to
predict conducted interferences [13]. It is worth noting that electromagnetic compatibility and power
density in power electronic converters are closely related issues.
The EMI filter is a part of the power electronic converter and it can significantly influence its size
and weight. In order to address this issue, besides satisfying EMI limits, a further reduction of the filter
size/weight is a requirement of crucial importance in the design phase [1,14,15].
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The power density feature of EMI filters has been treated in scientific literature, but the presented
techniques cannot be applied in a general way. In fact, some of these techniques propose only
the use of high-performance magnetic materials to reduce the inductor core’s size [15]. In [16],
some aspects for the design of high-density EMI filters for DC-fed motor drives are discussed and,
in particular, grounding issues, circuit topologies, and some strategies to reduce the overall filter size
are covered. In [17], the impedance interaction between the EMI filter and the noise propagation
path, and its influence on the common mode (CM) filter design, are investigated; by applying this
method, the impedance-mismatching concept is used to obtain a reduction of the CM inductor value
that can potentially achieve a high power density. However, this method is only applied to a CM EMI
filter design.
Other approaches propose the use of genetic algorithms to perform an EMI filter design [18].
In those cases, optimal solutions are usually obtained with a great number of iterations, thus resulting
in a time consuming task.
In [19], the authors present software for designing EMI filters, limited only to one filter topology;
the authors do not include the possibility of a discrete differential mode (DM) choke selection.
Moreover, the paper only provides data about the CM core size, and the choice is not based
on optimization.
In [20,21], a minimization of the filter volume is performed by using interpolated volumetric
parameters. This approach can only be applied to the DM filter components and not to CM components
because a parametrization of the volume curves is not possible for most of the commercially available
CM chokes. Finally, a systematic approach for the volume optimization of a two-stage DM and CM
EMI filter, essentially based on the ratio between the CM and DM inductance of the first filter stage,
is proposed in [22].
After having defined both the EMI filter topology and the component values, the EMI filter can
be setup according to a considerable number of feasible configurations. The conventional design of
EMI filters, based on a trial and error approach, requires significant effort in terms of time, and it does
not guarantee the optimal choice of filter components to obtain the maximum power density.
The first results of a rule-based computer-aided general procedure for the optimal design of EMI
filters in terms of volume minimization have been proposed in [23] by the same authors.
In this paper, a comprehensive automatic procedure has been set-up; the procedure allows the
design of the best filter configuration in a simple and fast way. Power density impact evaluation
(i.e., volume, weight) of the filter configuration has been carried out, thus achieving useful results
for engineers and scientists. The proposed algorithm can be implemented using any software
programming environment and has a low computational demand.
Furthermore, suboptimal configurations can be compared with each other and with the best one
so as to allow the designer to make the final choice and to also match further commercial constraints,
if there are any.
The proposed procedure starts from the basic principle of conventional EMI filter design and
considers the additional objective of pursuing the best power density for the EMI filter. A suitable
test set-up enables one to obtain an experimental assessment of the automatic design procedure by
comparing volume, weight, and performance.
2. The Rule-Based Computer-Aided EMI Filter Design Procedure
A multistage EMI filter configuration usually provides a stronger filter attenuation; consequently,
it determines a higher cutoff frequency value than that obtained with a single stage filter. Furthermore,
a higher value of the cutoff frequency leads to smaller values of the filter components and to physically
smaller components. Therefore, even if the number of passive components is larger in a multistage
configuration, overall, the latter may exhibit a smaller volume/weight than a single stage filter as
has been demonstrated for the DM mode in [20]. However, it depends on the CM and DM required
attenuations, on the electrical characteristics of the power electronic circuit under study, and on the
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adopted filter components. A verification of all feasible configurations is necessary to assess which of
them allows one to obtain the best power density; the achievement of a trade-off is not a trivial task
due to the broad variety of components that the market offers. Therefore, the choice of the best filter
design, in terms of maximization of the power density, is not ensured by following a conventional
design procedure.
The proposed design procedure is a rule-based algorithm that takes into account the characteristics
of the filter application: the power electronic circuits, the constraints of the filter design, and the
databases of commercial components for the setup of the EMI filters. The flowchart of the design
method is shown in Figure 1, in which AWG is the conducting wire diameter; nstages is the number of
filter stages; Nmax is the maximum number of turns for each core; Cy and Cx define the capacitance of
phase-to-ground and phase-to-phase capacitors, respectively; VC_rated and Crated indicate the capacitor
rated voltage/capacitance, respectively; VN is the rated voltage of the power converter; and Bmax and
Bsat are the maximum/saturation magnetic induction values, respectively.
 
Figure 1. Flowchart of the proposed design method.
Firstly, the designer must define the following Input Data:
• EMI filter topology (e.g., Γ, Π, T);
• nphase: number of AC phases or DC lines of the power electronic system;
• VN: rated voltage of the power converter;
• Imax_phase: maximum operating current;
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• ICM_max, IDM_max: maximum value of the CM and DM currents;
• Standard for Cy_value selection: the CM capacitance value limits the ground current and thus it is
related to safety issues. Either the SAE AES 1831 standard or the maximum ground leakage
current are taken into consideration to define the capacitance value;
• kvol, kweight: coefficients provided by the designer which allow one to obtain the best design,
assuming any linear combination of volume and weight as the objective function;
• filter design can be performed either on the basis of the measured CM/DM spectra (EMICM,
EMIDM), or by explicitly giving the required CM/DM attenuations (AttCM, AttDM) and the
CM/DM component frequencies to be attenuated (fCM_att_h and fDM_att_h). In the first case,
the algorithm identifies the crucial point among the more relevant peaks at the lowest frequencies
on the EMI spectra. Then, it computes the required attenuations for the CM and DM noise as
expressed in (1) and (2), respectively:
AttCM = Ah_CM − Amax + Δ (1)
AttDM = Ah_DM − Amax + Δ (2)
where Ah_CM and Ah_DM are the amplitudes of the frequency spectrum components to be attenuated;
Amax is the maximum amplitude allowed by the standard; and Δ is a safety margin (usually 6 dBμV).
For the reader’s convenience, it is worth recalling that EMI filters are generally low-pass passive
filters realized with inductors and capacitors. The adopted arrangements can be Γ, Π, and T with
longitudinal inductors and transversal capacitors. The choice of the passive filter topology is related
both to the theoretical attenuation value of the chosen filter configuration (i.e., 40 dB/dec for Γ type
L-C single stage, 60 dB/dec for Π or T type L-C single stage, etc.) and to the equivalent impedance
magnitude of the equipment under test (EUT) and of the noise receiver. Therefore, a preliminary
step for a proper EMI filter design is to suitably choose the filter topology by taking into account the
criterion of maximum impedance mismatching between the source and the receiver.
Three databases of devices available on the market have been set up. The first one includes
magnetic cores and it is populated with the following relevant data:
• core material and model;
• geometric dimensions and weight;
• inductance factor AL (μH/1 turn) at 10 kHz and the value of flux density saturation;
• AL tolerance.
The cores database currently contains components that allow an EMI filter design for applications
up to some kW.
Furthermore, a second database of Y-type (CM noise reduction) and X-type (DM noise reduction)
capacitors has been created. Ceramic Y-type capacitors, and aluminum electrolytic and polypropylene
X-type capacitors for applications with high frequency ripple currents have been included. In particular,
the aluminum electrolytic capacitors have a rated voltage of 160 V, 250 V, and 400 V, and a nominal
capacitance range of 10 μF to 330 μF, whereas the polypropylene capacitors have a minimum rated
voltage of 560 VDC/275 VAC (a lower rated voltage for this specific capacitor is not commercially
available) and a nominal capacitance range of 0.01 μF to 10 μF.
The commercial capacitors database is populated with the following relevant data:
• brand, material, series, model, and package;
• rated capacitance and voltage;
• capacitance tolerance;
• geometric dimensions and weight.
Finally, a third database, including conducting wires, is provided. Hence, the volume/weight
contribution given by the inductor wires (which may be relevant when dealing with rated power of
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hundreds of Watts and beyond) is included in the EMI filter calculations, and more effective results
can be obtained.
After having defined the input data, the conventional design procedure steps are automatically
repeated for different arrangements and finally the one which exhibits the best power density
is selected.
It has to be underlined that a multi-stage filter may occupy a reduced volume in comparison with
a single stage one, as stated in [20]; therefore, the rule-based algorithm analyses all feasible EMI filter
designs considering a number of filter stages (nstages) up to five. The evaluation of a maximum number
of five stages has been considered by the authors as a reasonable choice.
As shown in Figure 1, the first operation phase is the selection of wire size (AWG) on the basis of
the maximum operating current entered by the designer. Then, the maximum number of achievable
turns (Nmax) on each toroidal core of the database is computed as:
Nmax =
2σwinding
360◦
I.C.
Dwire
(3)
where I.C. = π(IDcore − Dwire) is the inner circumference of the toroidal core, IDcore is the inner
diameter of the toroidal core, Dwire is the wire diameter, and σwinding represents the maximum angle
that the winding subtends on half of the core. It is acceptable to assume that σwinding is equal to 145◦
(Figure 2).
Figure 2. Toroidal core: geometric parameters for Equation (3).
Then, the procedure performs the CM and DM filter design as described below.
2.1. CM Section Design
The procedure calculates, for nstages = 1, . . . , 5, the CM capacitance (CCM) and the CM inductance
(LCM) as follows:
LCM =
1
CCM(2π fo_CM)
2 (4)
CCM = nphaseCy (5)
The cutoff or corner frequency (fo_CM/DM) is evaluated by considering that the attenuation of an
L-C filter starts at this frequency and is rising with Att_intrCM/DM_filter, which is the inherent filter
attenuation strictly related to its topology (e.g., 40 dB/dec for Γ type L-C single stage, 60 dB/dec for Π
or T type L-C single stage, etc.). Thus, the required corner frequency can be evaluated according to:
AttCM/DM = nstages × Att_intrCM/DM_ f ilter log ( fCM/DM_att_hfo_CM/DM ) (6)
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thus obtaining:
fo_CM/DM =
fCM/DM_att_h
10
(
AttCM/DM
nstages ·Att_intrCM/DM_ f ilter )
(7)
As already underlined, the more relevant peaks of the EMI spectra are identified together with
the corresponding frequencies. Then, for each of these frequencies, the required attenuations are
evaluated for the CM and DM noise as expressed in (1) and (2), respectively. The corner frequency
is then evaluated by (7) for each of the previous relevant frequencies and among them, the lowest
frequency is selected as the cut-off frequency of the L-C filter; this frequency is usually lower than
150 kHz.
Then, the number of turns (NCM) needed to set up the required inductance is computed by (8):
NCM= nphase
√
L1_CM
AL
(8)
where L1_CM = nphaseLCM is the inductance value of the single CM choke winding. Equation (8) (and
also (9) in the following) is derived by considering that for a highly symmetric magnetic core such as
the toroidal inductor, the Ampere-law enables one to express the inductance as follows: L = N2 AL,
where AL is the inverse of the core reluctance evaluated along the centerline of the core l: AL =
μA
l ,
A is the cross section area of the core, and μ is the magnetic permeability. Then, the minimum volume
Cy capacitor is chosen from the database according to the design constraint VCy_rated ≥ k × VN , where k
is a multiplier factor (equal to 2.5 for DC systems and 4.2 for AC systems [24]). In accordance with the
computed value for the CM inductance, the cores allowing the effective realization of the CM choke
(i.e., NCM < Nmax) are selected from the database, also verifying the absence of cores saturation.
2.2. DM Section Design
It is possible to choose two alternative procedures by taking into consideration either the leakage
inductance of the CM choke (No extra LDM) or a DM inductor (Extra LDM). The selection between
the “No extra LDM” and “Extra LDM” procedures is performed by the designer. Moreover, both the
procedures can be performed sequentially and then the most appropriate in terms of volume/weight
can be selected.
Both procedures include the evaluation of the corner frequency versus the number of stages.
Then:
• the “No extra LDM” procedure computes, for nstages = 1, . . . , 5, the leakage inductance of the
feasible CM chokes and the corresponding computed value for the DM capacitance.
After the computation of the CDM capacitance, the algorithm selects the capacitor with the
minimum volume, according to the design constraint VCx_rated ≥ k × VN
• in the “Extra LDM” procedure, for nstages = 1, . . . , 5, the DM inductance candidate values are
obtained on the basis of the X-capacitors values (ranging between 10 nF and 330 μF). For each
DM core, the number of turns is then computed as follows:
NDM =
√
L1_DM
AL
(9)
where L1_DM = LDM/2 is the inductance value for each DM core. The cores permitting an effective
realization are extracted from the database, in accordance with the NDM < Nmax constraint and
ensuring no saturation. Finally, the feasible LDM-Cx pairs that permit one to setup the DM section
according to the design constraints VCx_rated ≥ k × VN , are selected.
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The “Extra LDM” may be more appropriate when the use of a higher LDM value is preferred to
diminish the value or the size of DM capacitors.
The verification of the absence of the CM/DM cores saturation (Bmax < Bsat), performed in the
design of both sections, allows one to obtain no degradation of the noise mitigation capability of the
designed filter configurations.
The procedure also takes into account the component tolerances; in fact, neglecting the tolerances
could degrade the filter performance. The capacitors database contains components with a tolerance
range of ±20%; the cores database contains components with a tolerance of the AL value from −25%
to +45% and from −30% to +30% for the vitroperm and ferrite materials, respectively. The negative
tolerance percentage determines a degradation of the filter performance because it implies an actual
value of the component lower than the nominal one and consequently a cutoff frequency higher than
that required; hence, the filter will begin to attenuate at a higher frequency than the desired one.
This issue is taken into account by choosing the commercial components based on the value related to
the negative tolerance.
Finally, the EMI filter volume and weight of all realizable arrangements are computed and the
one with the best power density is selected. A comparison among suboptimal results and the best
arrangement is also allowed.
The filter configurations obtained by the automatic procedure are related to the specific
components included in the databases, whose number and typology can be increased, if needed.
3. Experimental Setup
The automatic design procedure has been validated by experimental investigations by using a
suitably devised test bench.
A PWM IGBT Voltage Source Inverter (VSI) supplying a three-phase load has been considered.
The inverter is setup by a STGIPS10K60A power module and an Altera Cyclone III FPGA board
realizing the PWM.
The inverter switching frequency is set to 20 kHz and the output voltage is 48 V.
A DC Line Impedance Stabilization Network (LISN) is used, with a voltage potentiality up to
600 V [25].
In order to assess the validity of the proposed approach, two case studies are considered with
different three-phase loads:
• Case study #1: a 220 W induction motor, commonly used both in vehicles (road and marine
vehicles, aircraft) and in DC systems, such as those installed in some residential/commercial
smart buildings [26,27];
• Case study #2: a symmetric resistive load with low-power (7.2 W).
The experimental configuration scheme is given in Figure 3.
 
Figure 3. Block diagram of the experimental rig.
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4. Experimental Validation and Discussion
Experimental measurements and plate values are the inputs required for the proposed
computer-aided design methodology.
The EMI measurements have been carried out by using an RF current probe R&S EZ-17
(20 Hz–100 MHz, maximum DC current equal to 300 A) and an R&S FSH4 (100 kHz–3.6 GHz) spectrum
analyzer. A Tektronix TDS7254B 2.5 GHz–20 GS/s–4 channels oscilloscope has been employed for the
time domain measurements.
Figure 4 shows the CM and DM EMI spectra obtained for the two case studies. Both measured
spectra show similar low frequency outlines, mainly due to the harmonics of the switching frequency.
On the other hand, the induction motor drive has a significant impact on the high frequency EMI
profile. Therefore, as expected, the load affects the noise emission profile. In fact, the test bench of case
study #1 and #2 is the same, and it differs only for the three-phase load.
Figure 4. Measured CM and DM EMI for (a) three phase induction motor load (b) three phase resistive
load. In (a) the parameters reported in Equations (1) and (2) are also shown.
In both case studies, the limit curve of the Military Standard 461G [28] has been used as the EMI
limit standard, a Γ-Π topology for the EMI filter has been considered (Figure 5), the SAE AS 1831
standard has been used for Cy selection, and volume optimization has been selected due to space
constraints (kvol = 100% and kweight = 0%).
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Figure 5. Γ-Π filter topology (single stage) for the experimental setup.
In the first case study, the measured CM/DM spectra are used as input data; the following filter
parameters have been returned by automatic processing:
- AttCM = 30 dBμV@150 kHz;
- -AttDM = 60 dBμV@170 kHz.
In Table 1, the input data used to run the rule-based algorithm are reported.
Table 1. Input data for the rule-based algorithm–case study #1.
System Type DC System
VN 48 V
Imax_phase 5 A
Icm_max 32 mA
Idm_max 150 mA
kvol 100%
kweight 0%
In the second case study, the following filter parameters have been obtained by the automatic
processing of the measured CM/DM spectra:
- AttCM = 25 dBμV@150 kHz;
- AttDM = 60 dBμV@150 kHz.
In Table 2, the input data used to run the rule-based algorithm are reported.
Table 2. Input data for the rule-based algorithm–case study #2.
System Type DC System
VN 48 V
Imax_phase 150 mA
Icm_max 45 mA
Idm_max 60 mA
kvol 100%
kweight 0%
For case study #1, the best design leads to a double stage (nstages = 2) filter without extra DM
inductors among a total amount of 910 practicable arrangements.
For case study #2, the filter chosen for the experimental validation is one of the 1038 feasible
configurations proposed by the design procedure, corresponding to the 28th one. Even if it is not
the best configuration in terms of minimum volume, it has been chosen because it is a double stage
(nstages = 2) filter with an extra LDM: in this way, it is also possible to validate the design procedure in
the case of separate DM inductors.
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Both EMI filters have been set-up. The benchmark is a single stage EMI filter designed and
built-up by the conventional procedure [15,29].
To be significant, the filter performance comparison requires the consideration of the same test
rig; for this reason, the comparison is performed with the EMI filter designed in [15], highlighting the
improvement. The benchmark filter has been designed by using a high permeability nanocrystalline
magnetic material for the CM choke. This material has the highest permeability and lowest coercive
field strength, ensuring minimal eddy current losses and an outstanding frequency vs. permeability
behavior. Furthermore, it is worth noting that the conventional design procedure, in which the cutoff
frequency is lower than the power converter switching frequency, determines the same filter in both
case studies.
In Tables 3 and 4, the size and performance of the automatically designed filters and the benchmark
filter are compared.
Table 3. Filter design output data–case study #1.
Conventional Design Automatic Design
Number of Stages 1 2
LCM@10 kHz 0.8 mH 126 μH (each stage)
CM inductor core dimensions
(mm × mm × mm) 27.9 × 13.6 × 12.5 12 × 8.0 × 4.5 (each stage)
CM core AL@10 kHz
65.5 μH (Vitroperm 500F, model
T60006-L2025-W380)
28 μH (Vitroperm 500F, model
T60006-L2012-W902) (each stage)
Number of turns per CM winding 5 3 (each stage)
CCM 200 nF 100 nF (each stage)
Cy
100 nF, ceramic, 250 V, (Murata
RDER72E104K2)
47 nF, ceramic, 250 V, (Murata
RDER72E473K2) (each stage)
LDM@10 kHz 1.6 μH (Lleakage = 0.2% LCM) 252 nH (Lleakage = 0.2% LCM) (each stage)
CDM
47 μF, electrolytic, 400 V,
(Panasonic EEUEE2G470)
33 μF, electrolytic, 160 V, (Kemet
ESG336M160AH4) (each stage)
Wire size 15 AWG 15 AWG
Volume 25.87 cm3 13.88 cm3 (all stages)
Weight 44 g 19.12 g (all stages)
More compact filters are obtained with the automatic procedure, as expected. A reduction of
about 56% in weight and about 46% in volume is reached in case study #1; a reduction of about 67% in
weight and about 62% in volume is obtained in case study #2.
The automatic processing of the rule-based algorithm allows one to analyze a quite large search
space, in order to obtain the arrangement determining the minimum volume/weight: the filter volume
ranges from 13.88 cm3 up to 6591 cm3 and from 5.46 cm3 up to 6135.84 cm3 in the worst configuration,
respectively, for case study #1 and #2.
The proposed automatic design algorithm stores data related to all feasible configurations.
Therefore, it also allows one to perform extra analyses which are not possible with a manual design
procedure. In particular, it allows one to compare the best EMI filter design to the suboptimal results:
thus, the final choice is left to the designer; moreover, it is possible to evaluate whether an extra safety
margin can be obtained whilst maintaining the same optimal value of the objective function.
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Table 4. Filter design output data–case study #2.
Conventional Design Automatic Design
Number of Stages 1 2
LCM@10 kHz 0.8 mH 56 μH (each stage)
CM inductor core dimensions
(mm × mm × mm) 27.9 × 13.6 × 12.5 14.1 × 6.6 × 6.3 (each stage)
CM core AL@10 kHz
65.5 μH (Vitroperm 500F, model
T60006-L2025-W380)
28 μH (Vitroperm 500F, model
T60006-L2012-W902) (each stage)
Number of turns per CM winding 5 2 (each stage)
CCM 200 nF 100 nF (each stage)
Cy
100 nF, ceramic, 250 V, (Murata
RDER72E104K2)
47 nF, ceramic, 250 V, (Murata
RDER72E473K2) (each stage)
LDM@10 kHz 1.6 μH (Lleakage = 0.2% LCM) 459 μH (Extra LDM) (each stage)
DM inductor core dimensions
(mm × mm × mm) n.a. 11.2 × 5.1 × 5.8 (two for each stage)
DM core AL@10 kHz n.a.
25.5 μH (Vitroperm 500F, model
T60006-L2009-W914) (2 for each stage)
Number of turns per DM winding n.a. 3 (each stage)
CDM
47 μF, electrolytic, 400 V,
(Panasonic EEUEE2G470)
33 nF, polypropylene, 560 V, (Kemet
46KF23301P02) (each stage)
Wire size 15 AWG 21 AWG
Volume 25.87 cm3 9.88 cm3 (all stages)
Weight 44 g 14.42 g (all stages)
Figure 6 shows the distribution of the 100 best designs around the first best configuration selected
by the algorithm. It can be observed that, in the first case study, a relevant number of EMI filter designs
are without extra DM inductors. Instead, in the second case study, the low value of the operating
current reduces the likelihood of saturation of the magnetic core in the DM section design procedure;
therefore, the configurations with extra DM inductors are more numerous, as shown in Figure 6b.
Moreover, the automatic design procedure has been repeated considering fixed input parameters
and only increasing the CM attenuation value, starting from the minimum required value. The
following range has been swept:
- [30, 32, 34, 36, 38, 40, 42, 44, 46, 48, 50, 52, 54, 56] dBμV in case study #1;
- [25, 30, 35, 40, 45, 50, 55, 60, 65] dBμV in case study #2;
The obtained results for both volume and number of stages are shown in Tables 5 and 6. It can be
noted that in both cases, the CM attenuation of the filter can be risen to an extra 10 dBμV safety margin
without increasing the design volume. As a consequence, a better filter performance can be obtained,
balancing the unavoidable non-idealities in the filter realization.
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Figure 6. Scatter plot and distribution of the best 100 configurations in case study #1 (a,c) and in case
study #2 (b,d).
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Table 5. Volume and number of stages of the best design depending on the required CM
attenuation–case study #1.
CM Attenuation (dBμV) Number of Stages Volume (cm3)
30 2 13.88
32 2 13.88
34 2 13.88
36 2 13.88
38 2 13.88
40 2 13.88
42 1 15.8
44 1 15.8
46 2 16.2
48 2 16.2
50 2 16.2
52 2 18.1
54 2 18.1
56 2 18.3
Table 6. Volume and number of stages of the best design depending on the required CM
attenuation–case study #2.
CM Attenuation (dBμV) Number of Stages Volume (cm3)
25 1 5.46
30 1 5.46
35 1 5.46
40 1 6.19
45 1 6.94
50 1 7.79
55 2 8.43
60 2 8.43
65 2 9.88
In the end, EMI measurements have been carried out in case studies #1 and #2 without any filter,
with the conventionally designed filter, and with the automatically designed filter, to assess the filter
mitigation performance.
The obtained filters show a good behavior since the filtered EMI meets the limit imposed
by the standard under consideration, as shown in Figure 7. Despite the achievement of a higher
compactness and power density, the proposed EMI filter design method enables compliance with
the reference standard of the power electronic system under consideration, without a significant
computational effort.
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Figure 7. Measured EMI with and without EMI filters (a) case study #1; (b) case study #2.
5. Conclusions
This work proposes an automatic design procedure oriented at obtaining high performing EMI
filters with the minimum volume/weight.
The design procedure relies on a suitably devised rule-based algorithm and on databases of
magnetic cores, capacitors, and conducting wires suitably selected among those offered by the
market. It takes as inputs some relevant parameters that are evaluated from noise measurements
and others defining the system arrangement. It outputs the best filter components in terms of
performance, volume, and weight. Furthermore, the design procedure allows one to compare the
most suitable EMI filter design to the suboptimal results, thus allowing the designer to have a final
choice on the configurations to be selected. All the design steps, options, outputs, and design-related
additional analyses are handled by the rule-based algorithm without a relevant computational effort.
The proposed procedure has been experimentally validated in two case studies, both in terms of
performance and increased power density. In addition to the compliance of the power electronic
system under study with the reference standard, it has allowed us to achieve EMI filters with a
considerable power density and higher compactness if compared with the conventional design.
In particular, an EMI filter size comparison has been carried out, obtaining a reduction of about
56% in weight and about 46% in volume in the first case study, and of about 67% in weight and about
62% in volume in the second case study.
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Abstract: High-power plasma power supply is very useful for many industrial and medical
applications. Plasma is generated artificially in the laboratory or industry by applying the electric or
magnetic field. In this manuscript, we presented the simple 4T analog MOS control high voltage high
frequency inverter circuit as a plasma power supply using modulation index technique. The presented
plasma power supply operated at 25 kHz frequency and 10 kV peak to peak voltage. It generates a
0 V to 10 kV controllable electric field. The generated electric field is applied and produces plasma,
which can be used for many industrial applications. A 10 kV to 5 kW plasma power supply has been
practically developed based on the proposed topology and experimentally tested and, additionally,
excellent output power conversion efficiency is achieved. From these results, the 4T analog MOS
control high voltage high frequency (HVHF) plasma switching power supply is verified.
Keywords: 4T analog MOS control; high frequency switching power supply; water purification;
modulation index
1. Introduction
Plasma is an ionized gas, into which sufficient energy is provided to free electrons from atoms or
molecules. It sometimes allow species, ions, and electrons to coexist [1]. The most important thing is
that plasmas are the high common state of matter in the universe and even on earth. Plasma is a gas
that has been energized to the point that some of the electrons break free from, but travel with, their
nucleus. Gases can become plasmas in several ways, but all include pumping the gas with energy.
A spark in a gas will create plasma. Plasma is an electrically inoffensive medium of unbound positive
and negative particles. Although they are not ‘free’ in the sense of not experiencing forces. Moving
charged particles generate an electric current within a magnetic field, and any movement of a charged
plasma particle affects and is affected by the fields created by the other charges. In turn, this governs
collective behavior with many degrees of variation [2,3].
Basically, plasma is generated artificially in the laboratory or industry by the application of an
electric or magnetic field through a gas. Although there are several means for plasma generation, in all
cases, there must be a plasma power source to produce and sustain it [4]. Plasma can apply a voltage,
and subsequently ionization can occur, as shown in Figure 1, which presents a discharge tube as a
Electronics 2018, 7, 245; doi:10.3390/electronics7100245 www.mdpi.com/journal/electronics166
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simple example. The potential difference and subsequent electric field pull the bound electrons toward
the anode, while the cathode pulls the nucleus [5]. As the voltage is increased, the current stresses
the material by increasing electric polarization. Once the polarization exceeds the dielectric limit,
electrical breakdown occurs, where the material transforms from being an insulator to a conductor.
The underlying fundamental process is called an avalanche, where collisions between electrons and
neutral gas atoms produce more ions and electrons.
Figure 1. Simple representation of plasma discharge tube.
Plasma requires high voltage high frequency (HVHF) switching power supply as a source. HVHF
is being used for many industrial applications [6–8], such as water purification, static charge removers,
fluorescent tubes, plasma arc welding, plasma cutting, textiles, surface modification [9,10], biomedical
applications [11–13], plasma displays, radicals, plasma needles [14], corona discharges [15], medical
applications, and ozone generators [16]. Medical uses are an exciting new area for plasma applications
that can be used in the treatment of diseases and cancer. In essence, the ozone generator is used for
sterilization [17] and imprinting plastic and metal items, and involves the ionization of air. Ozone is
produced in nature in two ways: corona discharge and ion propulsion method. A corona discharge in
nature is called a lightning strike caused by a high voltage DC discharge of electricity. Ion propulsion
is another interesting method in near future plasma applications, because it allows spacecraft to travel
vast distances.
Various power sources, such as DC, RF, and microwave, are being developed in laboratories and
industries to generate electrical current by applying very high voltage high frequency electric fields
through a gas. On the other hand, the operation of plasma sources has different requirements according
to the applications. Therefore, in most cases, to match with the application requirements, different
voltages and different frequency pulsating DC systems are being developed for generating required
electric filed to produce electric current. In the present study, a high voltage high frequency plasma
power supply was presented, which produces the essential plasma source for water purification in
industrial applications [18–20]. In this design, we use a modulation index technique that controls the
amplitude and frequency.
According to review [21], Weltmann and Woedtke designed the plasma source for sterilizing
medical devices. They developed a high voltage and high frequency plasma source using a pulsed
sinusoidal voltage of 10 kV/20 kHz. A high voltage and high frequency power supply was designed for
an ozone generator, which is one of the plasma applications, for use in air and water disinfection [22].
This laboratory-built power supply using a high voltage ferrite transformer and a PLC microcontroller
was used to energize a dielectric barrier discharge ozone generator. Cui jiuxia et al. designed a
high voltage power supply for electro curtain applications [23]. The developed circuits achieved a
high power factor, high efficiency, rapid fault response, and low ripple systems. For plasma torch
applications, a high power converter circuit was designed, including a rectifier and filter system,
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and a converter circuit was designed using ferrite material with high frequency and output voltage
with a rapid time [24]. For plasma immersion ion implantation applications, they designed pulsed
modulators with a high voltage system. A PLC-based pulse modulator and PLC driving system is
presented, and the PLC system is very powerful for optimizing ion-implantation. The protection
circuit was also designed for short circuits [25]. The other proposal is for surface treatment by plasma
immersion ion implantation. This design consists of three basic circuits: pulse forming network,
hard-tube pulsar, and Blumlein line [26].
The authors of [27] demonstrate the advantages of parallel and series configuration of flyback
converters for pulsed power applications. Thus, the concept is to increase the voltage level and rise
time of the generated pulses while emphasizing the modularity concept. There are two kinds of
experimental sections that occured, one is 4 kV output voltage and other is 20 kV output voltage,
while the repetition rate of frequency is 1 kHz. On other hand, the authors of [28] demonstrate how
the proposed topology operates independently from the load while preserving high repetition rate.
The control algorithm is designed in a way that it can prevent from any possible faults and protect
the system from the over-voltage. The designed system is between 1 kV and 3 kV with different
circumstances. We presented high voltage high frequency plasma power supply with 10 kV, 5 kW,
and 25 kHz; repetition rate of frequency is high. We presented both voltage and current protection
circuits to prevent the system from having any issues. Mainly, this plasma power supply presents
the line regulation circuit to maintain a stable output regardless of changes in the input voltage, load,
or connected device.
In the work of [29], the experimentations have been conducted based on a high-voltage DC
power supply and a high-voltage pulse generator for point-to-point and point-to-plane geometries.
In addition to the employed geometry, the ambient also plays an important role on electric field
formation. Thus, the electric field distribution was simulated for both aforementioned geometries in
air–water medium. In this case, the high electric field strength for both geometries appears across
the point electrode. This is because of the fact that the water conductivity makes the electric field
distribution for both geometries almost similar. Here, the water conductivity was selected to be
200 μS/cm, the same as the tap water used in the experimentation phase. In this research paper,
gas can produce an electric or a magnetic field in plasma. We presented the plasma power supply
with 10 kVp-p, which is applied to the plasma load for water purification. The pros of the design are
simplicity, cost-efficiency, and quick purifying of the water. The cons of the system are heat, explosion
risk, and its time-consuming nature.
The plasma has requirements based on the applications. For example, the helicon plasma will
work at 13.56 MHz with radio frequency levels up to 120 kW; microwaves at 28 GHz, which requires up
to 30 kW; and ion cyclotron heating operates at 7–9 MHz, which will work until 30 kW [30]. This paper
presented a fully analog-controlled high voltage high frequency (HVHF) plasma switching power
supply. The developed HVHF topology applies for water purification in industry. Water purification is
the kind of removing dust particles, undesirable chemicals, suspended solids, and gases from water.
The goal is to produce water for a specific purpose. Most water is disinfected for human consumption,
but water purification may also be designed for a variety of other purposes, including fulfilling the
requirements of medical, pharmacological, chemical, and industrial applications.
There are some plasma technologies that are regularly used for water purification, such as
ozone, electron beam, and electrical discharge. We presented the electrical discharge technique,
which generates ions and electrons with very high energy as active species. The active species will
remove the dust particles and unwanted waste particles. Because of their physical and chemical
properties, the substantial amount used for the electrodes affects the chemical process of plasma
in water, necessitating a study of difference in electrode substantial in plasma discharge used in
organic solution removal. The objective of this work is explained on water purification by plasma
technology has been presented and experimentally verified. A plasma power supply with an output
voltage of 10 kV was connected to the plasma load to start the electrical discharge. In this design,
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the input of 200 V AC to 240 V AC is applied to the plasma power supply and will generate 10 kVp-p
alternating current. This high voltage of AC is connected to the plasma load, which is applied to the
water. The effects of variable modulation index on the total harmonic distortion (THD) content of the
resulting inverter output are studied.
The 10 kV, 5 kW presented 4T analog MOS control HVHF plasma switching power supply was
developed in the laboratory and a generated high frequency electric field was applied, which produces
the required electric power for plasma. Section 2 presents a detailed explanation of the HVHF power
supply, which is a combination of diode bridge rectifier, high voltage and high frequency PWM
inverter, high frequency transformer, filter design, and line-regulation. The modulation technique is
explained in Section 3. The experimental setup of the HVHF power supply and practical work are
reported in Section 4. The experiment results and discussion on the HVHF with the power conversion
efficiency of design are presented in Section 5. Finally, Section 6 reports the conclusions on research
and development of the system.
2. High Voltage High Frequency Plasma Power Supply
The block diagram of the HVHF plasma switching power supply is shown in Figure 2. A single
phase AC source was applied as the input to the designed power supply. A diode full bridge rectifier
circuit was designed as the initial stage of the plasma power supply. The circuit rectifies the 220 V AC
voltage to DC output voltage [31–39], which can be adjusted from 0 V to 300 V. A high frequency
inverter circuit was designed and located, following by the rectifier DC link capacitor, which receives
the DC voltage from the rectifier and converts it to a high frequency pulsating DC output voltage.
The full-bridge PWM topology with high switching frequency was developed as an inverter circuit for
the designed plasma power supply. A high voltage and high frequency transformer was designed and
placed at the output of the inverter side. The high frequency pulsating DC output was connected to the
primary side of the transformer. The transformer was designed with a ferrite PL-13 U core that could
transform 290–300 V to 10 kV high voltage. The secondary side of the transformer that transformed
the high voltage was connected to the plasma source, which was designed with titanium, quartz tube,
and metal.
Figure 2. Block diagram of the high voltage high frequency (HVHF) plasma switching power supply.
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Figure 3 shows the schematic diagram of 4T analog MOS control plasma switching power supply.
The single phase AC voltage was applied to the circuit. The GBJ2506 bridge rectifier was used along
with the DC link capacitors. The designed rectifier full bridge consisted of four diodes that were
arranged as shown in Figure 3.
Figure 3. Cont.
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Figure 3. Schematic diagram of 4T analog MOS control HVHF plasma switching power supply.
(a) Power circuit of HVHF plasma. (b) MOSFET driver circuit of the PWM inverter.
2.1. High Voltage High Frequency PWM Inverter
A high switching frequency high power PWM inverter circuit was designed and placed followed
by the rectifier of the plasma power supply, as shown in Figure 3. The IXFK64N50P MOSFET was used
as a switching device in the PWM full bridge inverter. The chosen MOSFET allowed a 500 V and 64 A
maximum. This has a lower drain source resistance (85 m ohms) and fast intrinsic diode. An inverter
driver circuit was designed along with a regulating pulse width modulator IC (UC2526) to operate
the full bridge PWM inverter as shown in Figure 3b. The driver circuit generates two complementary
PWM signals operating at 25 kHz with a 0.5 μs dead band. The MOSFET driver IXDN604SIA is dual
high speed gate drivers are especially well suited for driving the MOSFETs and IGBTs. Each of the two
outputs can source and sink 4 A of peak current while producing voltage rise and fall times of less than
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10 ns. The input of each driver is virtually immune to latch up, and proprietary circuitry eliminates
cross conduction and current shoot through. The pulse width modulator IC UC2526 is designed
for fixed frequency. When the Q1, Q4 MOSFET switches ON and the Q2, Q3 MOSFET switches off,
a positive DC voltage is obtained at the output. When the Q2, Q3 MOSFET switches ON and the Q1,
Q4 MOSFET switches off, a negative DC voltage is obtained at the output. The MOSFET switches are
switched alternately with a controlled duty ratio to convert input DC voltage into high frequency AC
voltage suitable for exciting the plasma load. The PWM driver circuit was designed using 4 A dual
low side ultrafast MOSFET drivers (IXDN604SIA). The 25 kHz inverter circuit can generate up to a
640 V peak to peak square wave voltage. The designed plasma power supply consisted of an over
voltage, over current, and over temperature protection circuit. These protection circuits shut down
both the phase controller and PWM controller in any unusual circumstances.
The switching sequence is designed so that switches Q1 and Q4 are ON for the time duration
0 ≤ t ≤ T1 and switchs Q2 and Q3 are ON for the time duration T1 ≤ t ≤ T2. When switch Q1 and Q4
are turned ON,
Vout =
Vi
2
(1)
When switches Q2 and Q3 only are turned ON,
Vout = −Vi
2
(2)
The waveform of the output voltage and switch currents for a load are shown in Figure 1.
The rms value of the output voltage is Vout is
Vout, rms =
1
T1
∫ T1
0
V2i
4
dt =
Vi
2
=
Vi
2
(3)
The instantaneous output voltage (Vout) is rectangular in shape. The instantaneous value of Vout
can be expressed in Fourier series as follows:
Vout =
a0
2
+
α
∑
n=1
an cos(nωt) + bn sin(nωt) (4)
As a result of the quarter wave symmetry along the time axis (Figure 4d), the values of a0 and an
are zero. The value of bn is given by
bn =
1
π
∫ 0
–π2
−Vi
2
d(ωt) +
∫ π
2
0
Vi
2
d(ωt) =
2Vi
nπ
(5)
Substituting the value of bn from Equation (5) into Equation (4),
Vout =
α
∑
n =1,3,5...
2Vi
nπ
sin(nωt) (6)
The current through the load (iL) is given by
iL =
α
∑
n=1,3,5...
1
R
2Vi
nπ sin(nωt) (7)
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Figure 4. HVHF plasma power source driver and protection circuits. (a,b) Voltage and current
protection circuit; (c) MOSFET driver circuit; (d) current and voltage waveforms of PWM inverter.
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2.2. Filter Design
This filter contains two components. An inductor connected in series with the capacitor, which is
why this low pass is also referred to as an LC low pass filter. The primary side of transformer voltage
Vo is employed parallel to the capacitor. The output frequency of the plasma power supply is 25 kHz.
The inductor L is more approachable to the surge of frequency. As the frequency rises, the inductive
reactance of the coil XL increases, while the capacitance XC of the capacitor drops.
The formula for computing the LC filter is
LC =
1
1 − ω2LC (8)
In this design, L is the inductor and C is the capacitor.
The inductive resistance XL rises with frequency while the capacitive reactance XC is inversely
proportional to it and it falls down as the frequency increases. The cutoff frequency is the frequency at
which XC = XL. Thus, at a frequency greater than the cutoff frequency, XC is less than XL. At a lower
frequency, XC is greater than XL.
The cut-off frequency is
fc =
1
2π
√
LC
(9)
The L–C Circuit Damping Method
The loads connected to the PWM inverter circuit may damage the L–C filter circuit by providing
some damping. The load effects on the L–C filter can be enlightened from the energy point of view.
The voltage (and current) that spins around inside L–C circuits can be greater that the initial
voltage that ‘kick starts’ the alternating capacitor charge and discharge and inductor ‘discharge and
charge’ (via its magnetic field). In an inductor, the voltage across it is proportional to the rate of change
of current flowing through it.
Or
V = L ×
(
d(I)
dt
)
(10)
The constant of proportionality, L, is the inductance that we associate with the coil. Thus, a rapidly
discharging capacitor connected in parallel with the inductor can increase voltage level higher than
the initial voltage across the capacitor.
2.3. High Voltage High Frequency Transformer
A high voltage high frequency step-up transformer [40] was designed in the laboratory, as shown
in Figure 5. The transformer step-up the inverter output voltage to a 10 kV peak to peak voltage and
achieve galvanic isolation. A 100 nf capacitor is connected as a high pass filter between the inverter
output and the primary winding of the high voltage transformer. It obtains the sine wave current
waveform from the square wave voltage. The secondary side of the transformer output was connected
to a quartz tube (plasma source), which was made of metal and titanium. The three high voltage
capacitors were connected in parallel as a DC link with a value of 2040 μF, 450 V.
The necessity of the transformer is mainly for a high voltage value at the secondary side, a specific
shape for industrial applications. The high voltage high frequency transformer was designed for the
plasma power supply, and has the following electrical specifications: output voltage Vout = 10 kV;
output power Pout = 5 kW. As per design, high switching frequency will decrease the height and size
of the transformer. However, further reduction by higher frequency switching cannot be achieved
because of the insulation requirement. The natural resonant frequency of the high voltage transformer
is also a restriction. Additionally, high frequency switching will require high driving power. As a
compromise, fs = 25 kHz is selected as the switching frequency.
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Figure 5. (a) High voltage high frequency transformer; (b) transformer equivalent circuit.
2.3.1. Turns Ratio
The DC link voltage is approximately 300 V DC, which is obtained by the rectifier. The output
voltage is 10 kV. So the output–input ratio should be 33.33. Both the turn’s ratio of the transformer and
plasma power supply contribute to the final voltage boost. Thus, in practice, the step-up coefficient of
the plasma power supply is used as design margin and the turn’s ratio of the high voltage transformer
is selected as 33.33.
2.3.2. Magnetic Selection
Power ferrites are employed as the magnetic material due to the high resistivity and low eddy
current losses under high frequency. PL-13, UU120 is designated to accommodate the big winding
turns and to fulfill the insulation requirement.
The turn’s number of the primary and the secondary side winding, n1 and n2, can be calculated
by (11) and (12), respectively, which yields n1 = 23, n2 = 770.
n1 =
Vi × 104
4Bmax Ae Fs
(11)
n2 = 33.33 * n1 (12)
2.3.3. Wire and Wiring Design
The secondary winding plays a main role in the output voltage side. In practice, the secondary
winding is wounded into five slots, each slot contains five layers. This assembly can limit the voltage
across each slot and decrease the layer-to-layer voltage. Primary side used Ritz wire and secondary
side high voltage Copper wire is used and results in a small leakage inductance. Considering the skin
effect and the current value, the wire specifications and the current density are as follows: primary
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winding—0.2 mm Ritz wire, 3 A/mm2; Secondary winding—AWG16 high voltage cable copper wire,
1 A/mm2.
Primary and secondary windings have resistances, which means that the source voltage VAC
is not the same as the induced primary voltage e1; that is, VAC = e1. Similarly, V2 = e2. The source
voltage of primary side of transformer is coming from inverter output side. In deriving the equivalent
circuit for the two-winding transformer of Figure 5b, the characteristics of an actual transformer
described earlier need to be modeled.
Consider the primary circuit. A voltage equation around the loop may be written as
VAC = R1i1 + N1
dλ1
dt
= R1i1 + N1
dØ1
dt
(13)
where
R1 is the resistance at the primary side
N1 is the number of primary windings
2.4. Advantages and Disadvantages of the Circuit
Advantages:
 The power supply circuit has a smaller size.
 It is lightweight.
 It has excellent power conversion efficiency from 75% to 85%.
 This design has high output range.
 Less heat produced in plasma power supply design.
 Simple application.
Disadvantages:
 This design has only one output range.
 It causes harmonic distortion.
 High frequency noise.
 More complex.
3. Modulation Technique
There are some differences between amplitude modulation index and frequency modulation
index. The deviations of amplitude modulation index are values used are 0.3 to 1.0 with 0.1 increments.
The reference frequency signal fr describes the inverter output frequency, with its peak amplitude
and control the modulation ratio ma. The PWM inverter has constant DC input for generating certain
frequency. The modulation index ma, also known as the amplitude modulation ratio, is well-defined
as (14) [41–43].
ma =
Vr
Vc
(14)
The variation of ma can be produced by changing in the modulation signal. The effect of ma on
the total harmonic distortion (THD) of the inverters are illustrate in Table 1.
In addition, the results of a single phase PWM inverter are illustrated in Figure 3 respectively.
The effect of modulation index on THD of the inverter before using a filter is given in Table 1. It can be
seen that the least value of THD equals 2.08% is at modulation index ma equals 0.9.
The outcome of a filter on the THD and the output voltage waveform are presented in
Figure 6 respectively.
176
Electronics 2018, 7, 245
Table 1. Effect of modulation index on total harmonic distortion (THD) of the PWM inverter before
using filter.
ma THD%
0.3 7.45%
0.4 9.74%
0.5 5.13%
0.6 6.03%
0.7 3.37%
0.8 3.42%
0.9 2.08%
1 2.81%
Figure 6. Effect of total harmonic distortion (THD) frequency modulation index.
4. Experimental Setup
The proposed HVHF plasma power supply was verified by operating the 5 kW plasma source
in a laboratory. The single phase 220 V AC, 60 Hz grid power was applied as an input to the HVHF
switching plasma power supply. A variable AC source, which can vary the input voltage up to
240 V AC, was used to verify the input saturation. As illustrated, this switching power supply is based
on PWM inverter topology. This topology uses a high voltage high frequency step-up transformer
to boost the voltage up to 10 kV peak to peak. The low pass LC filter was connected in series
with the primary side of the transformer to achieve a sine wave current from pulsating DC voltage.
The repetition rate is can be used to adjust the power and to obtain high frequency sine waveform.
The repetition rate is set to 25 kHz to generate symmetrical waveform and avoid transformer saturation.
The plasma power source as a load for 10 kV, 5 kW high power systems, which was designed using
metal and titanium.
Here, high voltage MOSFET (IXFK64N50P) is used as power switches. IXDN604SIA gate
drive modules are used to drive the MOSFETs and provide the necessary isolation between the
switching signal ground and the power ground. Table 2 presents the HVHF switching plasma power
supply specifications.
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Table 2. The 10 kV, 5 kW PWM inverter for plasma power source design specification.
Parameter Ratings
Input voltage 200 V AC–240 V AC
power 5 kW
Output voltage 10 kVP-P
Switching
frequency 25 kHz
DC link capacitor 2040 μF
5. Results and Discussion
The HVHF plasma switching power supply design and workings are discussed below based
on the experimental results. The experiments are made by applying output voltage 10 kV peak to
peak. To verify the circuit, the experiments were carried out with a variable AC voltage and different
input power.
Figure 7 shows the shows the DC voltage converted from the single phase AC sine wave with
different input power.
Figure 7. Full wave bridge rectifier resultant output waveform.
The high frequency PWM inverter output waveforms and gate signals are shown in Figure 8.
The inverter output and high frequency square wave voltages were obtained from the DC input voltage
from the bridge rectifier circuit. Figure 8a shows the two complementary 50% duty cycle PWM signals
produced by the analog PWM controller. The two complementary PWM control signals synchronized
with each other and consist of dead band, which avoids short circuit in full bridge. The controlled
PWM signals were applied to the gate terminal of the MOSFET switches to switch the MOSFET on
and off. Figure 8b presents the output voltage of inverter waveforms at various input voltages and
Figure 8c presents output current waveform (5 A/div) of the inverter, respectively.
Figure 9 presents the HVHF plasma switching power supply output waveforms. Figure 9a shows
the output voltage waveform of the transformer secondary side with the 10 kV. Figure 9b shows
the output current waveform of inverter (5 A/div). The respective output current (500 mA/div)
waveforms of the transformer secondary side that flow through the plasma source, as shown in
Figure 9c. The output current of the inverter side was changed to a sinewave because of the series
connected filter.
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Figure 8. High frequency PWM inverter control and output waveforms. (a) MOSFET gate signals;
(b) inverter gate signal output; (c) inverter output current.
Figure 9. HVHF plasma switching power supply output waveforms. (a) Transformer output voltage;
(b) Inverter output current; (c) Transformer output current.
Figure 10 shows the HVHF plasma power supply characteristics waveforms with and without
regulation. Figure 10a presents the input voltage versus output DC controllable voltage and Figure 10b
exhibits the input voltage versus output current. This comparison graph results are reported with
and without regulation. When different AC input voltages were applied (200 V AC to 230 V AC) to
the proposed HVHF plasma power supply, the DC output voltage also varied from 259 V to 310 V.
The large saturation in output voltage will affect the plasma source and lead to damage. Therefore,
a line regulation circuit was designed to avoid this saturation in the output. The low cost line regulation
achieved low output changes (282 V to 291 V) for the input voltage saturation from 200 V to 240 V,
as shown in Figure 10a. An output current of 407 mA to 484 mA was generated without regulation,
whereas 455 mA to 472 mA was generated with regulation, as shown in Figure 10b. Therefore,
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the proposed HVHF plasma power supply achieves a reliable output voltage and current for the
plasma power source and assured safe operation.
Figure 10. HVHF plasma switching power supply characteristic waveforms with and without
regulation. (a) Input voltage vs. output DC controllable voltage; (b) input voltage vs. output current.
Efficiency Optimization
Figure 11 shows the power conversion efficiency. The MOSFET switches are used for high
repetition rates (25 kHz), and excellent output power conversion efficiency is achieved from 75%
to 85%, as shown in Figure 11. In order to examine the applied properties of the pulse generation
arrangement, a set of prototypes was constructed. Basic experiments were plasma power supply design
based on a topology depicted in Figure 3a (As in manuscript). The power supplied with an initial
voltage is 200 VAC to 240 VAC and the DC initial voltage is 300 V DC. Capacitors were implemented
using high voltage type with the value of C1 = C2 = C3 = 680 μF each. The overall the output voltage
of system is 10 kVp-p. All the electrical waveforms were recorded using Teledyne Lecroy (350 MHz,
2 GS/s). Voltage pulse was measured by Teledyne Lecroy HighVoltage probe. Current was measured
by a current monitor.
The capacitance is chosen at the outside side, namely C13 = 1.32 μF. The efficiency given below
was calculated on the basis of energy balance of the DC link capacitors. This was measured using the
half period voltage and current product.
Figure 11. Power conversion efficiency.
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6. Conclusions
A simple 4T Analog MOS control high voltage high frequency (HVHF) plasma switching power
supply has been presented for water purification in industrial applications. The presented HVHF
switching plasma power supply was controlled with fully analog control system and which is used
by modulation index technique. The 10 kV, 5 kW plasma power source was designed and was used
for operations for water purification in the industry. The presented plasma power supply operated
at 25 kHz frequency and 10 kV peak to peak voltage. It generates 0 V to 10 kV controllable electric
field. From the experimental results, the presented power supply is able to transmit 5 kW output
AC power. Additionally, excellent output power conversion efficiency is achieved. This 4T analog
MOS control HVHF switching plasma power supply has been practically developed based on the
proposed topology and experimentally verified. The pros of the design are simplicity, cost-efficiency,
quick purifying of the water. The cons of the system are explosion risk and its time-consuming nature.
In future, a simple line regulation circuit with opto-isolated feedback is going to be designed for the
10 kV, 5 kW switching power supply, which comes with low cost, reliability, and high efficiency.
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Abstract: There has been increasing interests in the use of double layer capacitors (DLCs)—most
commonly referred to as supercapacitors (SCs), ultra-capacitors (UCs), or hybrid capacitors (HCs)—in
the field of power electronics. This increased interest in the hybridization of energy storages for
automotive applications over the past few years is because of their advantage of high power density
over traditional battery technologies. To facilitate accurate design and simulation of these systems,
there is a need to make use of accurate and well validated models. Several models have been
postulated in literature, however, these models have various limitations and strengths, ranging from
the ease of use down to the complexity of characterization and parameter identification. The aim of
this paper is to review and compare these models, specifically focusing on the models that predict
the electrical characteristics of DLCs. The uniqueness of this review is that it focusses on the electrical
circuit models of DLCs, highlighting the strengths and weaknesses of the different available models
and the various areas for improvement.
Keywords: double layer capacitor (DLC) models; energy storage modelling; simulation models
1. Introduction
The effects and threats of global warming to the world have driven the increased development
of high efficient and environmentally friendly alternative sources of energy for use. This has fueled
the research into renewable energy sources for both domestic and industrial use [1–9]. Energy
storage seems to be the biggest challenge in the advancement towards renewable energy solutions.
Hybridization of energy storage has been the theme of many research studies in the field of power
electronics and energy management [10–23], as it is considered to have great promise as an effective
economic solution towards improving the performance of energy systems. Double layer capacitors
(DLCs) have been proved to be very useful in hybridization of energy storages; this is due to their
higher power density characteristics as compared to batteries [10–12,24].
DLCs are energy storage devices that use a double layer formed on a large surface of microporous
material, such as activated carbon [25–29]. DLCs currently are of two major types, the supercapacitors
(SCs) or ultra-capacitors (UCs) and the hybrid capacitors (HCs). The distinctive differences between
the SCs and HCs is that the negative and positive electrode (anode and cathode, respectively) of the
SCs are both made from activated carbon, whereas in the case of the HCs, the electrodes (either the
cathode or anode, or both) are made from a lithium doped material—this results in the HCs having
more energy density than the SCs [30,31]. This difference is illustrated in [32]; the HC’s chemistry
exhibits a combination of the lithium-ion battery and a SC. However, in spite of the differences in their
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energy and power characteristics, it has been established that they both have the same electrical model
and characterization method [30].
With the growing interest in the use of DLCs for power electronics and energy storage applications,
power electronic designers and engineers are constantly faced with the vital task of accurately designing
and selecting suitable DLCs for their applications. More often than not, the design process is carried out
in a simulation environment using high fidelity computer software. However, in order to accurately
simulate the electrical behavior of the components in a software environment, it is important to
correctly use the electrical models of the components in order to get an accurate view of their electrical
behavior in response to a load. Unfortunately, many models of DLCs exist in literature and choosing
the right DLC model to use is an exhausting task. New designers in DLC design and selection for
various applications will find the content of this paper very helpful, as it will bring them up to speed
on the state of the art and what parameters are required for the use of any of the electrical models.
This paper is unique because it focusses on the electrical applications and end use models rather
than the models that focus on predicting chemical characteristics of the DLCs. Considering these
factors, the timeliness and uniqueness of this review cannot be overemphasized. The goal of this
paper is to review the many available electrical models of DLCs for power electronics applications in
order to bring to light both their limitations and advantages, as well as the opportunities for further
research into the subject of electrical modeling of DLCs. Additionally, this paper also seeks to raise
awareness regarding the need for more research into the existing electrical models in order to address
the limitations of these models, which are highlighted in this paper.
This paper is presented in the following order: the second section provides a brief history and an
overview of the structure of DLCs, the third section reviews the modelling of conventional capacitors
and presents the various double layer capacitor models, Section 3.8 compares all the models of the
DLCs reviewed in order to bring to light their comparative advantages as well as their disadvantages.
The conclusion and recommendations of this review paper are presented in the fourth section.
2. History and Structure of DLCs
The concept of double layer capacitance was first described by Hermann von Helmholtz, a German
physicist, in 1853 [33]. One hundred and four years later, General Electric Company received the first
patent of electrochemical capacitors based on the structure of double layer capacitance as described by
Hermann von Helmholtz; their capacitor utilized porous carbon electrodes, using the double layer
mechanism for charging [34]. In the same year, a Japanese company, Nippon Electric Company (NEC),
received a license to use a technology that had been initially patented to Standard Oil; this technology
was a device that stored energy in double layer interface. With this technology, the first market-ready
electrochemical capacitors were produced for application in memory back-ups of computers in the
same year, 1957 [35,36]. However, this was not a successful attempt until in 1971, when the same
Japanese company, NEC, produced the SC, which then became the first commercially successful double
layer capacitor [36,37]. Since then, the development of DLCs has been quite rapid. With improvements
as the years went by, other companies, such as Maxwell technologies, Panasonic, Nesscap, AVX,
Cap XX, Taiyo Yuden, Yunasko, etc., to mention just a few, have joined the race to push the frontiers of
DLCs further.
The schematic construction of DLCs is shown in Figure 1. A DLC consists of three basic layers:
the electrolyte, the separator, and the positive and negative electrodes. It exploits the double layer of
charge formed when a voltage is applied to an electrode immersed in an electrolyte [38]; this is most
likely where the name double layer capacitors originate.
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Figure 1. Basic structure of double layer capacitors (DLCs) showing the four main components of
its construction.
The electrolyte and electrodes used in the construction of DLCs have to be selected
interdependently, as these two largely directly affect the power and energy density of the capacitor cell.
There are two types of electrolytes currently in use for DLCs and they are the aqueous and organic
electrolytes. However, the organic electrolyte is most commonly used in commercial devices; this is
because the organic electrolyte gives room for achieving higher voltages and very low self-discharge,
and does not require chemical modification of the electrode [39]. There are various types of materials
being used for the electrodes, such as metal-oxides, conducting polymer, and carbon, to mention just a
few. However, carbon has been more commonly utilized because of its low cost and availability [36].
Different treatments of carbon are being researched for the improvements of the electrode, which has
a direct impact on the power density of the cell [38,40]. The separator provides electrical isolation
between the two electrodes; however, it is an ion-permeable membrane, giving room for ionic charge
transfer between the two sections of the electrolyte. The materials used for the separator usually
depend on the electrolyte used and they include polymer and paper for organic electrolytes and
ceramic and glass fiber for aqueous electrolytes. More details on the structure and construction of
DLCs can be found in Sharma and Bhatti [36], Signorelli et al. [38], and Yoshida et al. [40].
Currently, the two major DLCs are the electrochemical double layer capacitor (EDLC) and the HC.
The EDLC, often referred to as a SC or UC, has both its positive and negative electrodes made from
carbon. The most common HC is the lithium-ion capacitor (LiC); this is formed from the combination
of the intercalation mechanism of a lithium ion battery with the cathode of an EDLC; the anode of
the LiC is doped with a lithium ion, hence the name LiC. Other materials used for the electrodes of
HCs include potassium-ion and other lithium-containing materials such as Li4Ti5O12, TiO2, LiMn2O4,
and LiFePO4 [41]. The other type of DLC is the pseudo capacitor. Contrary to the EDLC and the HC,
storage of charge is done faradically through the transfer of charge between the electrode and the
electrolyte [42]. This faradic charge storage in pseudo-capacitors presents the potential for higher
energy densities than the EDLCs. However, the low cycling stability and huge prohibitive costs have
limited the successful adoption of pseudo-capacitors in the market [43].
The performance of energy storages in regards to their specific energy and power densities is
usually compared using a graph called the Ragone plot. It consists of two axes, the energy density
and power density axis. The different energy storage devices are then plotted on the graph according
to their respective characteristics; with this, their performances can be easily compared at a glance.
The Ragone plot presented in Figure 2 [44] shows the major differences between the LiC and the EDLC
(also known as SC). The LiC has a much higher energy density than the SC, while the SC has a higher
power density than the LiC.
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Figure 2. The Ragone plot of some energy storage devices showing their characteristics in regard to
their energy and power densities (adapted from [44]).
The applications of DLCs are very wide and cannot be exhaustively discussed, as new applications
are being introduced in research year in and year out. Their applications include, but are not limited to,
the following: applications in memory backups of computing devices [45], energy storage hybridization
in electric vehicles [46–48], applications in static synchronous compensators (STATCOMs) for improved
power quality in power distribution systems [36,49,50].
3. Double Layer Capacitor Modelling
Before diving into the world of double layer capacitor modelling, it is important to briefly review
some modelling methods of conventional capacitors. This will give a complete perspective when
looking at the DLCs, since the basis for the double layer capacitor is the conventional capacitor.
3.1. Conventional Capacitor Modelling
Capacitors are usually modelled as lumped RLC (resistor-inductor-capacitor) networks, with the
resistor representing the series resistance or ESR (equivalent series resistance) of the capacitor,
the inductor representing the inductance of the capacitor leads and the current path through the
capacitor, while the capacitor’s value is the rated capacitance of the capacitor being modelled. However,
results from recent experiments indicate that the inductance or equivalent series inductance (ESL) in
the lumped RLC models is quite inaccurate, and hence can be misleading [51].
Due to this fact, a more distributed model of capacitors is introduced by Sullivan et al. [51] in
their research. This distributed model was derived in the form of a standard lumped transmission
line model. Figure 3 describes the progression of the derivation of this distributed model from the
standard lossless transmission line model in Figure 3a, through to the proposed distributed capacitor
model. In the standard lossless lumped transmission line model, each individual capacitor plate pair
is modelled as a discrete capacitor and then an inductance is added between these discrete capacitors.
The inductance is calculated using Equation (1)
L = μo·
(
xl
w
)
(1)
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where μo is the permeability of free space, l is the length of the capacitor that is parallel to the current
path, w is the width of the capacitor, and an assumption is made that w >> x, where x is the height.
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Figure 3. Schematic of (a) the standard transmission line model (b,c) improvements to the transmission
line model, and (d) the distributed capacitor model formed on the basis of the standard transmission
line model.
However, although the standard lossless transmission line is the most basic distributed model of
the capacitor, it does not match the behavior of actual capacitors in practical. This obviously is due to
the fact that actual capacitors are not lossless. In Figure 3b, two resistors are introduced in the standard
lossless transmission line model R’p, representing the leakage resistance, and R’s, which represents
the vertical path along the end metallization of the capacitor. Both resistances are very small and
are reported to have very little effect on matching the simulated results to the experimental results.
The model is further tweaked in Figure 3c by introducing resistor R’D to model the dielectric losses and
the metallization resistance on each plate. It is reported that this model gives a more closely related
result in simulation to experiments when compared to the model in Figure 3b. A more improved
model was developed and is as shown in Figure 3d. This model is obtained through comparison of
the measured and simulated step-response results. In this model, inductor L’D is placed in parallel to
resistor R’D. This was done to indicate a frequency dependence in the loss effects; this was based on
the principle that losses in the ceramic dielectric increase rapidly with frequency.
In the same study, the authors introduced another capacitor model that was based on
measurements of the dielectric characteristics in the frequency domain as opposed to just matching the
overall step response of the system, as was done in the model presented in Figure 4. Although a great
improvement was reportedly achieved by using both models proposed by the authors when compared
with the lumped RLC model, the distributed models still show a significant difference between the
simulated and experimental data. The authors suggest that a more comprehensive model of the eddy
current losses could match the actual behavior of the capacitor. The authors report that their models
fit better to experimental data when compared to the alternatives, although their models still need to
be refined further to fully capture the actual behavior of capacitors. There are two major problems
with the models proposed by the authors. Firstly, the models have only been validated for one type of
capacitor. Secondly, there is no specific number of lumped sections that is satisfactory to obtain best
results; this would make the research quite difficult to replicate in simulation.
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Figure 4. Schematic of the distributed capacitor model based on frequency characterization of
the dielectrics.
In another study by Perisse et al. [52], two models were developed for electrolytic capacitors
taking into account the temperature and aging of the capacitors. Their motivation was that since
in many applications of the electrolytic capacitors, such as transport and aerospace engineering,
the degrading characteristics and temperature variations become significant with time, a model taking
these degrading characteristics into consideration is very important. Figure 5 presents the two models
that were used. The parameter identification was carried out using a genetic algorithm integrated
into Matlab®, and this was done also using the frequency data measurements. In Figure 5a, C1,
represents the total capacitance between the anode and the cathode. Resistance Ra is a combination of
a number of terms, which include the resistances of the terminals, the tabs, the foils, the impregnated
electrolyte paper, the tunnel electrolyte, and the dielectric. Rc is the leakage current, which is dependent
on the quality of the dielectric material. Rb was not stated to represent anything but was reported to
be essential in obtaining a physical representation of the model, even though it did not have much
influence in the range of measurement.
Rb
Ra
Rc
C
L
Rb
Ra
Rc
C
L
R a
R c
C
 
Figure 5. Electrical model of electrolytic capacitors with parameter identification done by applying
genetic algorithm on the frequency data. Note that (b) is an extended version of (a) with the extended
circuit parameters allowing room to factor in the effects of temperature.
Capacitor C2 and resistors R2a and R2c were added in Figure 5b in order to factor in the effect of
temperature reduction so as to obtain better results throughout the temperature range, especially for
negative temperatures. The exact method of their parameter identification and characterization is
detailed in the study by Perisse et al. [52]. It is important to state that although the results reported by
the authors are positive, the models have been validated for only electrolytic capacitors, therefore they
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cannot be applied to other capacitor types unless further research is carried out to validate the model
for other capacitor types.
Looking at these four capacitor models, it can be said that the lumped RLC circuit model is still the
simplest and most basic model for conventional capacitors, since other more detailed models fall short
in their validations and simulations. Now that we have established the background of conventional
capacitors, the next few subsections will focus on modelling of DLCs.
3.2. Classical Equivalent Circuit Model
The classical equivalent circuit model of DLCs is the most common, simplest, and probably
the most basic model of a double layer capacitor [53]. This model is represented in Figure 6 [25].
It consists of just three parameters: a capacitor (C), a series resistance R, and a parallel resistance (Rp).
The three circuit parameters can be obtained from the datasheet of the manufacturers of the devices.
Ri is the equivalent series resistance, C is the rated capacitance of the device, and Rp is calculated by
dividing the nominal voltage by the leakage current, which are both presented in the datasheets of
the manufacturers.
R
Rp
C
Figure 6. Classical equivalent circuit of a double layer capacitor showing its three basic characteristics:
the internal resistance (R), its capacitance (C), and its self-discharge resistance (Rp).
The ease of parameter identification for the classical equivalent circuit model makes it very easy to
implement in simulation. The classical equivalent model has been validated to have a closely relatable
response to the actual response of a physical model [53,54]. However, in his research, Rodolfo [55]
came to the conclusion that the classical equivalent circuit model does not perfectly match the behavior
of DLCs as compared to other electrical models. Therefore, for basic simulation studies the classical
equivalent circuit model can be used, especially in preliminary design calculations.
Cultura and Salameh [56] suggest that for short duration experiments, the classical equivalent
circuit model can be further reduced by removing the leakage resistance, thereby reducing the
model to just the equivalent series resistance and the capacitance of the DLC. This is because the
leakage resistance is much larger than the series resistance, therefore it has no significant effect on the
performance of the model for an analysis lasting for a short duration. Another derivation from the
classical equivalent circuit model was done by Nakajo et al. [57]. The authors replaced the capacitance
C in the classical equivalent circuit model with a variable capacitor. The capacitance was varied
depending on the discharge current through a lookup table. The model was validated with a 200 F
Lithium-ion capacitor and the results obtained were reported to be impressively above 98% correlation
for both charging and discharging of the DLC.
A slight deviation from the classical equivalent circuit model is the first order circuit model,
which is also a derivation of the lumped RLC model used for conventional capacitors. Figure 7 shows
the schematic representation. The series inductor L is added to represent the equivalent series
inductance (ESL) of the capacitor. The ESL is a representation of the inductance of the capacitor
leads and the current paths through the capacitor just as it is in conventional capacitors.
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Rs
Rp
C
L
Figure 7. First order circuit model of DLCs, which can be described as a variation of the classical
equivalent circuit model, taking into account the inductance of the capacitor leads and the inductance
of the current paths in the capacitor.
Another variation of the classical equivalent circuit model is shown in Figure 8. Cultura and
Salameh [56] claimed that this model can adequately describe the performance of capacitors in slow
discharge applications. This model was used to determine the terminal behavior of a double layer
capacitor. The total cell capacitance (Ccell) was calculated using (2), which is expressed as the sum of a
constant capacitor (Co) and a variable capacitor (Vc) whose value changes linearly with the cell voltage.
Ccell = Co + kVc (2)
C0
Resr
Rp C
L
Figure 8. Variation of the classical equivalent circuit model of DLCs taking into account the linear
change in cell capacitance of the capacitor, represented by a variable capacitor.
Just as it is in the classical equivalent circuit, Resr is the equivalent series resistance (ESR),
which brings about the loss of energy during charging and discharging, Rp accounts for the capacitor
self-discharge, and inductance (L) is a result of the capacitor construction, which is the inductance of
the capacitor leads and parallel current paths. This model has been validated for a SC bank (more
detail is reported in [56]).
3.3. Ladder Circuit Model
Nelms et al. [53] investigated the use of ladder circuits to model DLCs. This investigation was
justified by the success achieved from modelling nickel fiber electrodes in electrochemical capacitors in
previous research. The ladder circuit model is presented in Figure 9. Part of the ladder circuit looks like
the circuit of the classical equivalent circuit model, but the circuit parameters of the ladder circuit were
determined from alternating current (AC) impedance measurements and EQUIVCRT (a computer
program developed at the University of Twente). This program uses the nonlinear least squares
fitting technique as opposed to direct derivation from the datasheets, as is in the case of the classical
equivalent circuit. More details of the AC impedance characterization and parameter identification
technique used for the ladder circuit model are presented in the study by Nelms et al. [53].
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C CRL
R
Cn
R Rn
Figure 9. Ladder circuit model of a DLC.
The ladder circuit model was evaluated using two different applications: a pulse load and a slow
discharge. The results obtained were further compared with the classical equivalent circuit model.
It was discovered that the classical equivalent circuit model better predicted the capacitor voltage
under slow discharge than the ladder circuit model. This might have been due to the number of rungs
on the ladder circuit, since the authors proposed more resistor-capacitor (RC) branches on the ladder
circuit to enhance the ability of the ladder circuit model to better predict the characteristics of the DLCs.
The use of ladder circuits to model DLCs looks promising from the reports in literature. However,
there is no fixed number of RC branches that must be used to obtain accurate results in the prediction
of the characteristics of DLCs; this makes the use of this model difficult, and secondly, the parameter
identification technique is complex. More research is needed to determine the minimum number of
RC branches required to accurately predict the electrical characteristics of DLCs.
3.4. Transmission Line Model
A transmission line model also exists for DLCs just as it does for conventional capacitors; this is
because the capacitance of the layers shows a non-linear relationship with their surface area, as reported
by Cultura and Salameh [56]. This non-linear relationship is primarily due to the porous materials
forming the electrodes of the DLC, causing the resistance and capacitance to be distributed and not
lumped. Hence the proposal that the theoretical model of a double layer capacitor be treated as a
transmission line with voltage dependent distributed capacitance.
The schematic of the transmission line model of DLCs looks very similar to the ladder circuit
model previously discussed. Figure 10 represents the theoretical transmission line model of DLCs.
The parameter identification is unclear, but it most probably makes theoretical sense, since the
conventional capacitors are also modelled using transmission line models.
C CRp
R
Cn
R Rn
C
R
L
Figure 10. Transmission line model of DLCs.
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3.5. Zubieta Model
The Zubieta model is named after Luis Zubieta, a Venezuelan researcher. He proposed what
would become the Zubieta model for DLCs [58]. The Zubieta model consists of three RC branches
and a parallel leakage resistance, to model its self-discharge property. The Zubieta model is illustrated
in Figure 11 [59,60]. The three RC branches of the model represent three different time constants to
model the charge and discharge of the DLC for up to 30 min.
Ci Cil*V
Ri Rd R
Cd C
RL
Figure 11. The Zubieta model of DLCs showing the three different RC branches.
The first RC branch is modelled as a voltage dependent differential capacitor consisting of a
fixed capacitance (Ci0) and a voltage dependent capacitor (Ci1 * V). This first branch determines the
behavior of the DLC in the initial time of operation lasting just a few seconds. The second RC branch,
parameterized by Rd and Cd, is referred to as the delayed branch; this branch is responsible for the
response of the DLC immediately after the initial time of operation of a few seconds up to 10 min.
The third RC branch, with parameters (R1) and (C1), is responsible for the behavior of the model for
times longer than 10 min.
The parameter identification process is carried out branch by branch starting with the immediate
branch. The parameters of the immediate branch are determined by charging an uncharged DLC with
a high constant current over a period of about 20 ms. This is under the assumption that all the charge
over this period of time is stored in the immediate branch. After the first charging under constant high
current for 20 ms, the terminal voltage is measured and Ri as described in Figure 3 is calculated by
dividing the measured terminal voltage by the high current used to charge the DLC. To obtain the
value of Ci0, the DLC is further charged under the same constant current until the terminal voltage
increases by 50 mV. Ci0 is then calculated using (3). To determine Cil, the DLC is further charged until
the terminal voltage is equal to its rated voltage, then the high constant current source is turned off,
a fall time of 20 ms is allowed, and then the terminal voltage is measured and Cil is calculated using (4).
Ci0 = Ich ∗ Δt
ΔV
(3)
Cil =
2
ν1
∗
(
Ich ∗ (t1 − 20 ms)
ν1
)
− Ci0 (4)
where Ich is the constant high current, Δt is the time period it takes to increase the charge of the DLC
by 50 mV, and ΔV is 50 mV. ν1 is the terminal voltage at t1, while t1 is the time it takes the DLC to
charge up to its rated voltage during charge plus a further 20 ms after the charging current has been
isolated. It was assumed that when the DLC reaches full charge, a charge redistribution occurs and that
this redistribution of charge goes into the delayed and the long-term branch, respectively, starting with
the delayed branch. The whole parameter identification procedure is a rather complex process and it is
outlined in detail by Zubieta and R. Bonert [59,60].
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The model was validated for a number of 470 F and 1500 F DLCs to eliminate the probability of
manufacturing defects affecting the characterization results. The results reported from the validation
show a very close correlation of both simulation and experimental responses. The model was further
validated by Negroiu et al. [58] in their research, and they also came to very similar conclusions.
They further suggested that the Zubieta model be extended on multiple branches in order to be able
to predict the operation for longer than 30 min. However, this would be unnecessary, since DLCs
traditionally have enough charge in them to last just a few minutes, except for the simulation of very
large DLC banks with massive energy storage abilities.
The Zubieta model has been further validated by Weddel et al. [61] and Diab et al. [62] in different
independent studies for different applications and the results are all coherent. It has been introduced in
some simulation packages as a DLC block, specifically the Matlab® Simulink® software [63], therefore it
can be said that the Zubieta model is very suitable for electrical design simulations and it has come
to stay. However, the characterization and parameter identification process of the model is very
complex and cannot be carried out without having the physical DLC device handy. This is because of
the measurements that need to be taken from the DLC and calculations that are done; these values
cannot be found on the datasheets of the manufacturers, thus making it difficult to use the model
for simulation.
Since the parameter identification for the Zubieta model can be very challenging, manufacturers
of DLCs should be encouraged to carry out the characterization of their products and present the
parameters in their datasheets to facilitate easy implementation of the Zubieta model in design
and simulations.
3.6. Two-Branch Model
The two-branch model, as its name suggests, consists of two RC branches. This looks very similar
to the first two RC branches of the Zubieta model. Figure 12 shows the two-branch model with its two
RC branches arranged in parallel. Just like the Zubieta, the first RC branch consists of two different
capacitors, but in this model the first branch is responsible for the main energy storage and the second
RC branch is responsible for the medium- and long-term response of the DLC [64,65].
C
R R
C
R
leak
Kv*V
Figure 12. The two-branch model of DLCs showing the configuration of the two RC branches.
The parameter identification of the two-branch model can be done using two different methods
as is described in detail in Faranda et al. [64] and Pucci et al. [65]. Although the structure of the
two-branch model is very similar to the structure of the Zubieta model, it has very different parameter
identification techniques. Faranda et al. [64] claim that the process of parameter identification is more
precise, easier, and faster than other models, perhaps including the Zubieta model. This is probably
because only five parameters are required as opposed to the seven parameters in the Zubieta model.
This claim has yet to be verified.
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Pucci et al. [65] used the least-squared method for parameter identification of the two-branch
model (this identification method is prescribed in detail in [65]). The authors also claim that the
employed parameter identification method is fast, easy, and robust to noise and measurement errors.
The two different research studies that examined the two-branch model sound very promising,
but the two-branch model must be compared with the Zubieta model to verify the claims of the
propagators of the two-branch method. Again, just like the Zubieta model, since the circuit parameters
are determined experimentally this makes it difficult to use the model without having the physical
device on hand in order to take the measurements and perform necessary calculations.
3.7. Unique Models
All the models discussed previously focus strictly on predicting the electrical characteristics of
the DLCs, particularly the terminal voltage of the capacitor. There are some very complex models
that look at other characteristics, such as thermal effects and life cycle characteristics [66–70]. Some of
these complex models employ the use of high tech solutions like frequency impedance spectroscopy
for their characterization and parameter identification (see, for example, [31,66,71]). These models
are unique because most of them do not focus on the electrical characteristics but instead on other
characteristics affecting DLCs.
In German et al. (2012) [68] and German et al. (2016) [72], the authors proposed the interpretation
of DLC ageing using the multi-pore (MP) model. The focus of their research was strictly to monitor
the ageing characteristic of the DLC. Of the two methods currently used to accelerate the ageing of an
energy storage system (cycling and floating ageing), they used the multi-pore model to predict the
floating ageing of the DLC. The authors also used the constant phase element (CPE) model developed
by De Levie [73] to interpret the floating ageing of a DLC. They further validated their approach by
comparing the MP model to the CPE model, thus validating their approach. They concluded that the
ageing of DLCs is primarily a result of the redox reactions between the reactive parasitic elements
present on the surface of the electrode and the electrolyte. In other studies Hwang et al. [74] and Uno
and Kukita [75] used accelerated ageing and degradation tests to evaluate and estimate the cycle life
of DLCs. Specifically in the study by Hwang et al. [74], the authors compared eight capacitors of the
same capacitances but from different manufacturers. This was done to predict the failure time and
life time under normal condition using the accelerated degradation test. Their research is particularly
interesting because their method could be used in selecting the best alternative when comparing
DLCs of the same capacitance across different manufacturers. In the study by Uno and Kukita [75],
the authors applied the cycle life prediction model proposed in a study by Uno and Tanaka [76] to
predict the cycle life of a DLC and evaluate its performance as an alternative to rechargeable batteries.
The authors stated that the cycle life trends obtained in their research correlated effectively. However,
no specific values were presented to tell how effective these correlation reports are.
The thermal modelling of DLCs has been presented in various previous literature [66,67,77–80].
In the thermal modelling of DLCs, AC impedance spectroscopy was used for the characterization
analysis. In a paper by Funaki [80], the dependence of the voltage of DLCs on temperature during
charge and discharge was evaluated, as well as their efficiency. An n-stage RC equivalent circuit
was also proposed. The RC circuit looks quite similar to the ladder circuit model; the circuit
parameter identification was also done using AC impedance measurements. It was concluded that
the temperature dependency of the equivalent series resistance of the DLC can be expressed using a
quadratic function of temperature. The number of stages required for the equivalent circuit was also
determined to be three, since the frequency characteristics of the DLC were adequately represented
with suppressed error. The authors in Guillemet et al. [67] proposed using compact thermal modelling
to predict the thermal responses of the DLC under cycling. They further used finite-element method
(FEM) simulations to further verify their proposal, and their results are reported to be that the
temperature deviations did not exceed 8%. In Omar et al. [71], the characterization of DLCs is done
with the hysteresis effect as a major factor. The parameter identification is also done using impedance
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spectroscopy, and more detail is presented in the literature. Another very interesting thermal model is
the electro-thermal model proposed in Parvini et al. [81]. This model combined the classical equivalent
circuit with the reversible and irreversible heat generation in the DLC cell. The parameter identification
of the electrical characteristics was carried out using pulse-relaxation data obtained from experiments
in the DLC cell. Although the authors report a high accuracy in their model (and the graphs presented
suggest so), there are no specific values presented to give a good picture of the level of correlation.
In Akar et al. [23] and Omar et al. [31], the authors used AC impedance spectroscopy to model
the DLC in the frequency domain. Firouz et al. [82] used the non-linear least square method with
trust-region-reflective algorithm for the identification of parameters. An Nth order RC circuit was
also proposed for the modelling in time domain. The authors propose combining both the frequency
and time domains in the analysis and characterization of DLCs. Their proposal is hinged on the
limitations of implementing the individual domains. Nelms et al. (2001) [83] also used AC impedance
spectroscopy in combination with the parameter identification topology described in Nelms et al.
2003 [53] to predict the performance of a DLC. They proposed a model which was referred to as the
Debye polarisation cell (DPC). They compared the performance of the DPC to that of the classical
equivalent circuit model and found that although the results followed a similar trend, the classical
equivalent circuit model better matched the measured data. The only advantage of the DPC over the
lumped parameter models was that some of the elements of the DPC could be associated with the
chemical reactions in the DLC. However, no correlation results are presented for either the equivalent
circuit model or the DPC model, which makes it difficult to evaluate the accuracy of the models.
3.8. Comparison of Models Reviewed
Eight electrical models of DLCs have been reviewed in detail in this review paper, excluding the
models for conventional capacitors and the other unique models. Table 1 is a brief comparison of these
models. All of the eight models can be used for power electronics and energy storage applications,
however, only the classical equivalent circuit and the Zubieta models have been reportedly used
in literature.
Table 1. Comparisons of the different electrical DLC models considered.
DLC Model
Parameters
Required
Complexity of Parameter
Identification
Reported Accuracy
(%)
Validation
Capacitance (F)
Classical equivalent circuit 3 Very easy (from datasheet) Not reported 5 and 500
First order circuit model 4 Easy (from datasheet) Not reported Not reported
Classical equivalent circuit II 5 Experimental measurements 98 200
Ladder circuit ≥7 AC Impedance Not reported 50
Transmission line ≥10 Theoretical (AC characterization) Not reported 140
Zubieta 8 Experimental data 90 470 and 1500
Two-branch 6 Experimental data 97 110, 200, 350, and 600
The classical equivalent circuit model is the simplest model for DLCs, requiring only three
parameters as compared to the number of parameters required in the other models reviewed in this
paper. Its parameter identification technique is also very simple, since all the parameters required are
all presented in the datasheet of the manufacturer, therefore it would be very useful for preliminary
design calculations and simulations. However, for a more detailed prediction of the electrical
responses of DLCs, a more detailed model is required. Two variations of the classical equivalent
circuit models that would probably give a more detailed view of the DLC behavior were discussed,
but the inductor value might be difficult to obtain from the datasheet in the case of the first order
circuit model while the second variation, which introduced a variable capacitor, needs its parameters
determined by experimentation, which can be cumbersome for end users, especially for calculations in
conceptual designs.
The ladder circuit model uses a minimum of seven parameters and its characterization and
parameter identification is carried out using impedance spectroscopy, which is quite complex. The RC
ladder circuit model has not been applied in any project in literature. It is suggested in literature
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that the more rungs on the ladder circuit, the more accurate the prediction of the model, however,
more work needs to be done to determine the minimum number of rungs required on the ladder to
achieve perfect results in the simulations.
The transmission line model is a rather theoretical model, however, it makes sense to have
a ladder circuit model for DLCs, since there is a ladder circuit model for conventional capacitors.
The transmission line model looks a bit similar to the ladder circuit model, with very few differences.
The parameter identification method is not so clear, but most likely AC impedance characterization
is also applicable to the transmission line model, since it is used for the ladder circuit model.
The transmission line model has not been applied in literature, but it might better describe the
behavior of DLCs, since it takes into account the inductance of the leads and the current paths through
the capacitor.
The Zubieta model is arguably the most common electrical model for DLCs, consisting of eight
parameters, which are determined by a cumbersome experimental process. It has been applied in
literature, validated several times, and even adopted by Matlab® Simulink® as block devices for DLCs
for simulations; however, since the parameter identification process is experimental, it is difficult to
utilize the model without having the physical limitation, which is a huge limitation.
The two-branch model is quite similar to the Zubieta model but consists of two fewer circuit
parameters. The parameter identification is also experimental, just like the Zubieta model, but uses
different techniques. There are two different identification techniques in literature for the parameters
of the two-branch model. These techniques are both shorter than the technique used in the Zubieta
model, perhaps because of the reduced number of parameters.
Summarily, looking at the comparison presented in Table 1, the only comparable metric aside
from the number of parameters required and the complexity of their identification is the reported
accuracy. However, only a few of the authors actually report specific values of accuracy or levels of
correlation with the experimental data. Looking at the capacitance of the DLCs reportedly used for
validation by the authors, they differ widely across the different models. These differences make it
difficult to specifically highlight a DLC model as the best or most accurate for power electronics and
energy storage applications. There is need for more research that would compare the electrical circuit
models and validate them specifically for the same capacitance value so that the most accurate can be
determined. At this stage, it would be improper to point out one of the models as the most effective in
predicting the voltage of a DLC. However, it can be stated categorically that the classical equivalent
circuit model remains the simplest DLC electrical circuit model, as its parameterization is easy.
4. Conclusions
The aim of this paper was to review the many available electrical models of DLCs for power
electronics applications. This was done to bring to light their limitations and advantages and the
opportunities for further research into the subject of electrical modeling of DLCs. The different
prevalent electrical models of DLCs have been reviewed and their characteristic circuits have been
presented. Their limitations and strengths have been discussed, which has allowed us to reach the
following conclusions:
1. The classical equivalent circuit models can be used for basic preliminary design calculations,
as the circuit parameters are presented in the manufacturers’ datasheet.
2. More research is needed to determine the minimum number of RC branches required to obtain
accurate results and thereby validate the potency of the ladder circuit model.
3. The transmission line model has the potential to give better results than the ladder circuit model,
however, it has not been tested. Therefore, researchers are encouraged to test the transmission
line model and compare the results with the ladder circuit model in order to clear the air in this
grey area.
4. The two-branch method must be further compared against the Zubieta model to verify the claims
of its propagators.
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5. Since the Zubieta model has been validated widely and is gaining ground in simulation software
like Matlab® Simulink®, DLC manufacturers should be encouraged to characterize their products
using the Zubieta model and present the parameters in their datasheets to facilitate easy and
accurate design and simulation of the DLCs.
The focus of this paper is the electrical model for DLCs, therefore only the models that satisfy
these criteria are reviewed in detail. However, the more complex models, which look at the thermal,
ageing, and hysteresis characteristics, are highlighted but not reviewed in detail, since they fall
out of the scope of this review. It is anticipated that the key issues raised in this review will
stir up a chain of new research into resolving issues around the adoption of the electrical DLC
models. Furthermore, this review is a call to action for all the stakeholders in the DLC industry like
manufacturers, power electronic designers, engineers, and researchers.
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Abstract: Cell inconsistency can lead to poor performance and safety hazards. Therefore, cell equalizer
is essentially required to prevent the series-connected cells from overcharging, undercharging,
and overdischarging. Among current equalization schemes, passive equalizer has a continuously
wasting energy with low equalization efficiency, and active equalizer has high cost with complex
circuit structure. In this study, a novel composite equalizer based on an additional cell with low
complexity is presented. This method combines a passive equalizer and an active equalizer. Firstly,
the configuration and circuit of our proposed composite equalizer are introduced, and the equalization
principle is analyzed. On this basis, the control strategy and algorithm of the composite equalizer are
further proposed. Finally, the composite equalizer is verified through simulation and experiment
in various cases. The study results show that this method improves both the consistency level and
the available capacity of the battery pack. Moreover, our proposed equalizer can overcome the
shortcomings of commonly used equalizer and combining the advantages of different equalizer to
maximize the equalization efficiency with a simpler equalizer structure.
Keywords: lithium-ion power battery pack; composite equalizer; active equalization; passive
equalization; control strategy and algorithm
1. Introduction
Energy crisis and environmental problem are two major challenges facing humankind in recent
years, and energy savings and emission reduction have become real priorities all over the world.
New technologies and methods for saving energy and reducing emissions have become an important
research focus in modern automobiles [1–5]. In this situation, the development and popularization of
battery electric vehicles (BEVs) and hybrid electric vehicles (HEVs) have entered a high-speed period.
As energy storage and supply components, batteries directly determine the safety and mileage of
electric vehicles (EVs). Therefore, battery and its management system are one of the core technologies
of EVs [6–8]. Various power batteries, such as lead acid, nickel-metal hydride (NiMH), and lithium-ion
batteries (LIBs) have been used in EVs. Among them, LIBs are widely used due to their high energy
density, long cycle life, and high efficiency [4,9–11]. In order to meet high-energy and high-power
application requirements for EVs, hundreds or thousands of cells are connected in series and parallel
to form battery packs [12–14]. Factors such as the manufacturing process and the actual working
environment cause inconsistencies in the performance of these LIBs. The most intuitive manifestation
is voltage inconsistency, while the other is internal resistance inconsistency. These inconsistencies
cause the actual capacity of the battery packs to be less than the theoretical capacity, which greatly
reduces their service life [5,15–17].
In order to reduce cell inconsistency, it is necessary to screen cells before combining them
into a battery pack. Cells in the same battery pack should have the same chemical properties and
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physical sizes. However, the consistency level among cells is already higher even after screening.
Cell inconsistency in a battery pack can lead a cell or some cells to be overcharged, undercharged,
or even overdischarged, causing serious security problems [5,16,18]. In order to maximize battery
life and utilization, battery equalization technology is widely used to reduce the impact of battery
inconsistencies. Therefore, equalization technology is critical for improving battery performance.
There are two main ways to equalize lithium-ion batteries. One is chemical equalization, i.e., to achieve
an equalization target through the chemical reaction inside the battery [19]. This method is easy
to implement and does not require complex circuit connections, but this method is presently in
its infancy. The other is physical equalization, i.e., to achieve an equalization target by means of
mechanics or electronics. Physical equalization mainly includes passive and active equalization [20,21].
Passive equalization, also known as energy dissipation equalization, can realize equalization by
passing the excess energy of the cell through a bypass resistor. Passive equalization is advantageous
in terms of its simple structure and low cost, but is disadvantageous due to its low equalization
current and large energy loss [22–24]. However, energy is dissipated in the form of heat by the
bypass resistor, which greatly reduces the energy utilization of the whole battery and simultaneously
increases the temperature. Due to the demands of controlling the temperature within a certain range,
the equalization current is usually low and the equalization time is long. In addition, the temperature
difference may worsen the battery inconsistency [25].
Active equalization, also called energy transfer equalization, can realize energy transfer between
cells in the battery packs by means of energy storage elements or other driving circuit configurations.
Various active equalization configurations are summarized in Refs. [26–28]. The common energy
storage elements are capacitors, inductors, and transformers. The advantages of active equalization
include low energy loss and high efficiency. However, the disadvantages include complex control
algorithms and high cost. In addition to the equalization configuration, the equalization algorithm
also has a significant impact on the equalization efficiency improvement. It can be divided into state of
charge (SOC)-, capacity-, and voltage-based equalization algorithms [22,29–31]. Generally, the energy
transfer between the cells is a function of the voltage difference between cells. As a result, when the
voltage difference is low, the equalization speed decreases and cells can remain unbalanced [22,30,32],
and the balancing efficiency needs to be further improved [33]. Through the analysis above, we know
that both active and passive equalizers have their own advantages and disadvantages.
In this study, a novel composite equalization method based on an additional cell which combines
both passive and active equalizations is proposed, according to the characteristics of different
equalization methods. The principle, circuit, and control strategy and algorithm are studied, and the
effectiveness is verified by simulation in various cases. This method has the advantages of simple
structure, low cost, simple control, and high efficiency compared to common passive and active
equalization methods. Moreover, an additional cell is used in this method as the energy storage element,
which allows energy storage and transfer between the battery and the additional cell. This increases
the capacity of the battery pack to a certain degree while also realizing the equalization function.
The remainder of this paper is structured as follows: Section 2 gives a description of the circuit of
the composite equalization. Section 3 presents its operation principles and control strategy, respectively.
Modeling and simulation analysis are reported in Section 4. The effectiveness of the proposed equalizer
is validated by experimental results in Section 5. Finally, conclusions and final remarks are presented
in Section 6.
2. Scheme of Composite Equalizer
2.1. Configuration of the Composite Equalization Circuit
To improve the equalization efficiency, we propose a composite equalization configuration based
on an additional cell that combines both passive and active equalization. This method makes full
use of the advantages of different equalizations, as shown in Figure 1a. The equalization circuit is
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primarily composed of the main controller, the voltage acquisition module, the composite equalization
module, and so on.
Recently, the widely used passive equalization method uses a bypass resistor in parallel with
the cell to consume the excess energy of the cell, as shown in Figure 1b. The active equalization in
this paper uses an additional cell as the energy storage element, thus allowing for energy storage and
transfer between the battery and the additional cell. This increases the capacity of the battery pack
to a certain degree while also enabling the equalization function. As shown in Figure 1c, the active
equalization circuit mainly includes a cell selection circuit, a commutation circuit, a freewheeling
circuit, and so on. The cell selection circuit is used to select the cell to be equalized in the battery
pack. The function of the commutation circuit is to make the positive and negative polarity of the cell
which is to be equalized the same as the additional cell. The circuit includes four parallel branches.
The freewheeling circuit consists of diodes, MOSFETs, and an inductor, and is used to buffer the
current of the circuit and protect the circuit elements from being damaged when the circuit is switched
on or off.
 
(a) 
 
(b) 
Figure 1. Cont.
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(c) 
Figure 1. Configuration and circuit of composite equalization. (a) Configuration; (b) passive equalization
circuit; and (c) active equalization circuit.
2.2. Principle of the Composite Equalization Circuit
The basic principle of composite equalization is to choose the best equalization mode according
to the relative voltage state between the cell in the battery pack and the additional cell. Equalization
modes are generally divided into active and passive equalization modes. The active equalization mode
can also be divided into the first and second active equalization modes. The equalization modes are
explained separately as follows: (a) First active equalization mode: the high voltage cell charges the
additional cell when this mode is in operation. As shown in Figure 2a, it is assumed that C1 is the cell
with the maximum voltage in the battery pack. The corresponding MOSFETs are controlled to turn
on, and C1 then charges the additional cell C0. (b) Second active equalization mode: the additional
cell charges the low voltage cell when this mode is in operation. As shown in Figure 2b, it is assumed
that C2 is the cell with the minimum voltage in the battery pack. The corresponding MOSFETs are
controlled to turn on, and the additional cell C0 then charges C2. (c) Passive equalization mode:
the high voltage cell battery is discharged through the bypass resistor when this mode is in operation.
As shown in Figure 2c, it is assumed that C1 is the cell with the maximum voltage in the battery pack.
The corresponding MOSFETs are controlled to turn on and C1 is then discharged through the bypass
resistor. Therefore, through designing the control strategy and algorithm, each of the three equalization
modes is activated according to the cell voltage change during the equalization process.
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Figure 2. Principle of composite equalization. (a) First active equalization mode; (b) second active
equalization mode; and (c) passive equalization mode.
3. Control Strategy and Algorithm
The voltage-based equalization algorithm is adopted in this paper. First, a threshold of voltage
range (5 mV in this paper) is chosen. Then the voltages of cells in the battery pack are collected,
and the maximum and minimum voltage are selected. If the difference between the maximum and
minimum voltage is greater than the threshold, equalization control will be applied to the battery pack,
otherwise not.
We first need to determine the critical voltage difference value ΔU between the additional cell
and the cell to be equalized in the battery pack. When the active and passive equalization currents are
equal, the voltage difference between the cell to be equalized in the battery pack and the additional
cell is equal to the critical value ΔU.
It is assumed that the voltage of the cell i is Ui, where i = 1, 2, 3, . . . , n. The maximum voltage is
Umax, and the minimum voltage is Umin. The voltage range between the cells is u. The voltage of the
additional cell is U0. The difference between the maximum voltage and the additional cell voltage is
u1. The difference between the additional cell voltage and the minimum voltage is u2. The relationship
between these parameters can be expressed as follows:
Umax = Max{U1, U2, . . . , Un} (1)
Umin = Min{U1, U2, . . . , Un} (2)
u = Umax − Umin (3)
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u1 = Umax − U0 (4)
u2 = U0 − Umin (5)
Based on the analysis above, the composite equalization control algorithm designed in this paper
is shown in Figure 3a, and can be specifically described as:
(1) When the voltage U0 of the additional cell C0 is detected to be less than the minimum voltage
Umin in the battery pack and u1 is greater than ΔU, the first active equalization mode is used.
Otherwise, passive equalization is used.
(2) When the voltage U0 of the additional cell C0 is detected to be greater than the maximum voltage
Umax in the battery pack and u2 is greater than ΔU, the second active equalization mode is used.
Otherwise passive equalization is used.
(3) When the voltage U0 of the additional cell C0 is between the minimum voltage Umin and the
maximum voltage Umax and u1 is greater than u2, return to (1). Otherwise, return to (2).
(4) When the battery pack is charged or discharged (dynamic equalization), equalization will stop
once charging or discharging has completed. When the battery pack is not charged or discharged
(static equalization), equalization will stop if the difference between the maximum and the
minimum voltage in the battery pack is less than the threshold (5 mV in this paper).
The passive equalization control algorithm is shown in Figure 3b. To avoid frequent activation of
the switches, the cell’s single equalization time T must reach t0. The active equalization control
algorithm is shown in Figure 3c. To avoid frequent activation of the switches, the cell’s single
equalization time T must reach t0. The switch of the cell selection circuit is turned off immediately when
the active equalization current IL is greater than 2 A, thus suspending equalization. When the active
equalization current IL is less than 1 A, the switch is turned on to continue equalization. In dynamic
equalization, t0 should not be large; we take 60 s in this paper. In static equalization, t0 should not be
too small; we take 600 s in this paper.
u
(a) 
Figure 3. Cont.
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(c) 
Figure 3. Flow chart of composite equalization control strategy. (a) Selection of composite equalization
mode; (b) passive equalization mode; and (c) active equalization mode.
4. Modeling and Simulation Analysis
In this section, we use the Simscape module in MATLAB/Simulink (MathWorks, Natick, MA,
USA) to build a physical model of the composite equalization circuit, and we model the equalization
control strategy and algorithm in Simulink/Stateflow. The simulation model is shown in Figure 4.
Based on the simulation model, the equalization process is simulated in various cases, to verify the
effectiveness of the proposed composite equalization.
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(c) 
Figure 4. Simulation model of composite equalization. (a) Circuit configuration using Simscape in
MATLAB; (b) passive equalization mode; and (c) active equalization mode.
The parameters set in the simulation are as follows: four lithium-ion cells with nominal voltage
3.7 V and rated capacity 24 Ah are connected in series to form a battery pack. The additional cell is
also a lithium-ion cell with nominal voltage 3.7 V and rated capacity 24 Ah. The resistance of the
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bypass resistor is 30 Ω. According to the control strategy in the last section, we need to determine the
size of ΔU. Preliminary simulation results show that the size of passive equalization current is 0.13 A.
When the active equalization current reaches 0.13 A, the voltage difference between the additional
cell and the cell which is being equalized in the battery pack is about 10 mV, thus the size of ΔU is
10 mV. The equalization process is simulated under three different states named charging, discharging
and static to verify the effectiveness of the proposed composite equalization method. Simulation is
carried out in MATLAB 2014a on a computer with a 3.1 GHz processor, 4 GB memory, and 64-bit
operating system.
4.1. Equalization during the Charging Process
During the entire charging equalization process, there are three different conditions on the relative
voltage state between the cell to be equalized in the battery pack and the additional cell, which are
described as follows:
(1) The relative voltage state between the cell to be equalized in the battery pack and the additional
cell stays constant, and the voltage U0 of the additional cell is always less than the minimum
voltage Umin.
(2) The relative voltage state between the cell to be equalized in the battery pack and the additional
cell undergoes a dynamic change process. At first, the voltage U0 of the additional cell is greater
than the maximum voltage Umax. Then it takes a value between the minimum voltage Umin and
the maximum voltage Umax. Finally, it is less than the minimum voltage Umin.
(3) The relative voltage state between the cell to be equalized in the battery pack and the additional
cell stays constant, and the voltage U0 of the additional cell is always greater than the maximum
voltage Umax.
Assuming that the SOC of C1 to C4 are set to 5%, 8%, 11%, and 14%, respectively. Before charging,
the SOC of the additional cell is set to 2%, 50%, and 98% under the three conditions above, respectively.
A constant current power supply with 8 A of current is used to charge the battery pack. When the
voltage of any cell in the battery pack reaches 4.2 V, the constant current power supply will stop
charging the battery pack.
In this study, four cases marked as case A, B, C, and D are set to simulate the equalization effect
under charging conditions, and the simulation results are shown in Figure 5 and Table 1. As shown
in Figure 5, the voltage difference among cells during the charging process without equalization is
43.20 mV, but it decreases to 27.50 mV, 27.70 mV, and 14.20 mV after equalization.
  
(a) (b) 
Figure 5. Cont.
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(c) (d) 
Figure 5. Simulation results of charging equalization. (a) Case A: no equalization; (b) Case B: SOC
(State of Charge) of C0 = 2%; (c) Case C: SOC of C0 = 50%; and (d) Case D: SOC of C0 = 98%.
Table 1. Charging time comparison.
Case Charging Time (s)
A 7602
B 8022
C 8044
D 7783
As shown in Table 1, the charging time increases when charging with equalization, indicating that
the capacity of the battery pack increases after charging with equalization. Our previous studies [33,34]
show the relationship between pack capacity and cell capacities is:
Cpack = min(SOC·C) + min{(1 − SOC)·C} (6)
where Cpack is pack capacity, SOC is the state of charge of the cell, and C is the cell capacity.
The voltage range and the SOC extremum after charging are shown in Table 2. According to
Equation (6), as shown in Figure 6, the battery pack capacity under four cases after charging is 21.70 Ah,
22.63 Ah, 23.42 Ah, and 23.04 Ah.
Table 2. Voltage range and SOC (State of Charge) extremum after charging.
Case Voltage Range (mV) Maximum of SOC (%) Minimum of SOC (%)
A 43.20 78.9709 69.4039
B 27.50 78.9935 73.2911
C 27.70 79.1225 76.7093
D 14.20 80.1918 76.2118
 
Figure 6. Battery pack capacity after charging.
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4.2. Equalization during the Discharging Process
During the entire discharging equalization process, there are three different conditions on the
relative voltage state between the cell to be equalized in the battery pack and the additional cell,
which are as follows:
(1) The relative voltage state between the cell to be equalized in the battery pack and the additional
cell stays constant, and the voltage U0 of the additional cell is always less than the minimum
voltage Umin.
(2) The relative voltage state between the cell to be equalized in the battery pack and the additional
cell undergoes a dynamic change process. At first, the voltage U0 of the additional cell is less
than the minimum voltage Umin. Then, it takes a value between the minimum voltage Umin and
the maximum voltage Umax. Finally, it is greater than the maximum voltage Umax.
(3) The relative voltage state between the cell to be equalized in the battery pack and the additional
cell stays constant, and the voltage U0 of the additional cell is always greater than the maximum
voltage Umax.
Assuming that the SOC of C1–C4 is set to 90%, 92%, 94%, and 96%, respectively, before discharging,
the SOC of the additional cell is set to 2%, 50%, and 98%, respectively, under the three conditions
above. A 2 Ω resistor is used to discharge the battery pack. When the voltage of any cell in the battery
pack reaches 2.6 V, the battery pack will stop discharging. The voltage change trajectory of the cells
in the battery pack is shown in Figure 7 and the discharging time is shown in Table 3. As shown in
Figure 7, the voltage difference among cells during the discharging process without equalization is
789.10 mV, but it decreases to 95.10 mV, 40.30 mV, and 21.80 mV after equalization.
  
(a) (b) 
 
 
(c) (d) 
Figure 7. Simulation results of discharging equalization. (a) Case E: no equalization; (b) Case F: SOC
of C0 = 2%; (c) Case G: SOC of C0 = 50%; and (d) Case H: SOC of C0 = 98%.
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Table 3. Discharging time comparison.
Case
Discharging Time
(s)
E 9948
F 10,189
G 10,610
H 10,841
The voltage range and the SOC extremum after discharging are shown in Table 4. According
to (6), as shown in Figure 8, the battery pack capacity under four cases after discharging is 22.47 Ah,
23.83 Ah, 23.99 Ah, and 23.99 Ah.
Table 4. Voltage range and SOC extremum after discharging.
Case Voltage Range (mV) Maximum of SOC (%) Minimum of SOC (%)
E 789.10 6.3843 0.0063
F 95.10 0.6933 0.0019
G 40.30 0.0477 0.0008
H 21.80 0.0482 0.0046
Figure 8. Battery pack capacity after discharging.
4.3. Equalization during the Static Process
During the entire static equalization process, the relative voltage state between the cell to be
equalized in the battery pack and the additional cell stays constant. There are three different conditions,
which are as follows:
(1) The voltage U0 of the additional cell is always less than the minimum voltage Umin.
(2) The voltage U0 of the additional cell is always between the minimum voltage Umin and the
maximum voltage Umax.
(3) The voltage U0 of the additional cell is always greater than the maximum voltage Umax.
Assuming that the SOC of C1–C4 is set to 46%, 50%, 54%, and 58%, respectively, the SOC of the
additional cell is set to 36%, 52%, and 68% under the three conditions above, respectively. Equalization
will only begin if the voltage range of the cells in the battery pack is greater than 5 mV. The voltage
change trajectory of the cells in the battery pack is shown in Figure 9, and the discharging time is
shown in Table 5. As shown in Figure 9, the voltage difference among cells without equalization is
36.60 mV, but it decreases to about 5 mV after equalization.
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(a) (b) 
 
(c) 
Figure 9. Simulation results of static equalization. (a) Case J: SOC of C0 = 36%; (b) Case K: SOC of C0 =
52%; and (c) Case L: SOC of C0 = 68%.
Table 5. Equalization time comparison.
Case Equalization Time (s)
I 1 None
J 86,400
K 86,800
L 48,300
1 No equalization.
The voltage range and the SOC extremum after static equalization are shown in Table 6. According
to (6), as shown in Figure 10, the battery pack capacity under four cases after static equalization is
20.86 Ah, 23.64 Ah, 23.52 Ah, and 23.42 Ah.
Table 6. Voltage range and SOC extremum after static equalization.
Case Voltage Range (mV) Maximum of SOC (%) Minimum of SOC (%)
I 1 36.60 55.3540 42.5980
J 5.10 44.0755 42.5843
K 5.00 47.7993 45.7882
L 5.10 52.8665 50.5495
1 No equalization.
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Figure 10. Battery pack capacity (static).
4.4. Comparative Study with Passive and Active Equalization
In this section, the composite equalization is compared to the passive and active equalization
introduced in Section 2. We only choose the equalization during the static process in this section.
The equalization during other process (charge and discharge) is similar, so there is no detail. Therefore,
the initial conditions of cells in this section is consistent with that in Section 4.3. As for the comparison
results, the end voltage and capacity of the cells are not very different because the equalization target
(5 mV) of different equalizers are the same. In the previous sections, the end voltage and capacity of
the cells are used to compare results between no equalization and equalization, so the comparison in
this section is mainly through the equalization time. The shorter the equalization time, the better the
equalization effect.
The voltage change of the cells in the battery pack during the different equalization methods
is shown in Figure 11, and the equalization time of the different equalization methods is listed in
Figure 12. It can be seen that the equalization time of the active and passive equalizers is longer than
that of the proposed composite equalizer in the case of the additional cell with various SOCs, indicating
the proposed method has higher equalization efficiency. Moreover, the equalization efficiency increases
with the increase of the SOC of the additional cell.
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Figure 11. Simulation results of single equalization. (a) Passive equalization; (b) Active equalization
(SOC of C0 = 36%); (c) active equalization (SOC of C0 = 52%); and (d) active equalization (SOC of
C0 = 68%).
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Figure 12. Comparison of simulation time for three different equalization methods.
5. Experiment Verification
To verify the effectiveness of the proposed equalizer, experimental verification is investigated
in this section. The composite equalization system is mainly divided into three parts. The first part
is the microcontroller unit (MCU) based on XC164CS (Infineon Technologies, Neubiberg, Germany).
The function of this part is to receive the voltage information of all single cells in the battery pack,
to drive the corresponding relay switch, and to communicate with the host computer. The second
part is the cell voltage acquisition circuit based on LTC6804 (Analog Devices, Norwood, MA, USA).
The function of this part is to detect and collect all cell voltage information in the battery pack, and
then transmit it to the MCU. The third part is the core equalization circuit, including passive and active
equalization. The function of this part is to adjust the voltage level of cells in the battery pack so as to
keep the voltage level of cells in good consistency.
Figure 13 shows the experimental platform. The equalization circuit is the proposed circuit, and
the control algorithm is realized in the controller. The data can be read by the human machine interface,
and experimental data is recorded by the personal computer (PC). In this experiment, 12 cells are used
as test cells for the equalizer, and a cell is used as additional cell. The parameters of the experimental
cells are as follows: nominal capacity is 3200 mAh; nominal voltage is 3.6 V, lower and upper cut-off
voltage are 2.5 V and 4.2 V, respectively. In the experiment, each cell has different initial SOC, and the
SOC of the additional cell is the highest.
Figure 14 shows the experiment results under static condition. It can be seen that the test cells are
charged by additional cell. Except Cell 8, the maximum voltage difference between cells is reduced
from 32 mV to 6 mV in 3500 s. Moreover, it is obvious that passive equalizer is running (Cell 8) while
passive equalizer is turned on, which greatly improves the equalization efficiency. The maximum
voltage difference of all cells is reduced from 72 mV to 18 mV.
It is necessary to point out that the speed of passive equalization is slow (Cell 8), which is caused
by the smaller voltage difference between cells, which is caused by the smaller equalization current,
which is the disadvantage of passive equalization. However, our proposed composite equalization
method combines active and passive equalizers to improve equalization efficiency, and our designed
active equalizer based on an additional cell has a simpler structure than the traditional active equalizer.
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Figure 13. Experimental platform of the proposed equalizer.
 
Figure 14. Experimental result under static condition.
6. Conclusions
In order to improve the consistency of cells in lithium-ion powered battery packs for EVs,
a composite equalization method based on an additional cell that combines both active and passive
equalizers is proposed. The equalization principle, circuit, control strategy and algorithm are studied
through simulation and experiment in many cases. The main conclusions of this study are as follows:
(1) A novel composite equalization method is proposed, and its configuration and circuit are
designed. The composite equalization includes passive and active equalization parts. These are
mutually independent in structure and are mutually coordinated in function. Passive equalization
adopts common energy dissipation equalization by using a bypass resistor. Active equalizer adopts
non-dissipative equalization by using an additional cell, which has a simpler structure than the
traditional active equalizer.
(2) A composite equalization algorithm containing three equalization modes is proposed.
The equalization mode can be switched automatically according to the state of the cells. When the
voltage difference between the cell to be equalized and the additional cell is large, active equalization
will be used. When the voltage difference between the cell to be equalized and the additional cell
is small, passive equalization will be used. The algorithm combines the advantages of the different
equalization methods.
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(3) The Simscape module in MATLAB/Simulink is used to build a physical model of the composite
equalization circuit, and the equalization control strategy and algorithm are modeled in Simulink/
Stateflow. The simulation results show that the consistency level of the battery pack improved and the
available capacity increased. Moreover, the equalization time of the composite equalization during the
static equalization process is obviously shortened compared to single equalization.
(4) Experimental results have shown the proposed equalizer demonstrates a good comprehensive
performance of active and passive equalizers.
The proposed method is not sufficient tested and verified in a real battery management system
for various cases. Further works include: (a) More intensive verification of the proposed method
and algorithm in battery packs for various cases; (b) a more advanced equalization algorithm based
on composite equalizer; and (c) equalization control of parallel-connected battery based on our
proposed method.
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Abstract: In this paper, a novel model parameter identification method and a state-of-charge (SOC)
estimator for lithium-ion batteries (LIBs) are proposed to improve the global accuracy of SOC
estimation in the all SOC range (0–100%). Firstly, a subregion optimization method based on
particle swarm optimization is developed to find the optimal model parameters of LIBs in each
subregion, and the optimal number of subregions is investigated from the perspective of accuracy
and computation time. Then, to solve the problem of a low accuracy of SOC estimation caused by
large model error in the low SOC range, an improved extended Kalman filter (IEKF) algorithm with
variable noise covariance is proposed. Finally, the effectiveness of the proposed methods are verified
by experiments on two kinds of batteries under three working cycles, and case studies show that the
proposed IEKF has better accuracy and robustness than the traditional extended Kalman filter (EKF)
in the all SOC range.
Keywords: lithium-ion batteries; SOC estimator; parameter identification; particle swarm
optimization; improved extended Kalman filter; battery management system
1. Introduction
Concerns about the impact of environmental degradation and the energy crisis have encouraged
humans to develop new sustainable energy resources, and energy conversion and storage devices
involving lithium batteries (LIBs), lead-acid batteries, nickel-cadmium batteries, fuel cells and
supercapacitors, have become research hotspots [1–5]. Currently, LIBs have been regarded as the
first choice for electric vehicles (EVs) because of their low self-discharge rate, high energy density,
long lifespan and almost zero memory effect [6–9]. To ensure the safe operation of LIBs, an effective
battery management system (BMS) was designed to provide monitoring and protection in EV
applications [10,11]. One of the major functions of BMS is the real-time estimation of various battery
states, such as state-of-charge (SOC), state-of-health [12] and state-of- energy [13]. For a BMS in EVs,
one of the most important states is SOC, which indicates the remaining driving range. Therefore,
accurate SOC estimation is of great significance to enhance the reliability and safety of EVs. In recent
decades, SOC estimation techniques have been extensively reported by a number of researchers [14–16].
1.1. Review of SOC Estimation Approaches
The LIB is a dynamic nonlinear and time-varying system, and the SOC of a LIB cannot be measured
directly. Thus, accurate SOC estimation is a cumbersome task [17]. In recent years, many studies
have been devoted to developing methodologies for SOC estimation. Traditionally, frequently-used
SOC estimation methods can be simply divided into two categories: non-model based methods and
model-based methods [15,18]. As a non-model based method, the coulomb counting method is easy to
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realize, however it suffers from the error accumulation problem caused by the initial value and current
sensor errors [19]. For model-based methods, three key factors for obtaining an accurate SOC can be
summarized, namely, a suitable model structure, matched model parameters and a robust estimation
algorithm. In other words, the accuracy of the SOC estimation heavily depends on the battery model
and estimator algorithm.
Due to a relatively simple mathematical structure and low computation burden, equivalent circuit
models (ECMs) have become the most popular models utilized to describe the input/output behavior
of LIBs through electrical circuits [20,21]. The commonly used ECMs are based on the RC networks
with different orders. Obviously, the model structure and model parameters directly affect the model
accuracy. Therefore, a model parameter identification algorithm is very important for improving the
model accuracy. In existing studies, a variety of optimization algorithms have been used to identify
model parameters of ECMs, such as the genetic algorithm (GA) [10], the particle swarm optimization
(PSO) algorithm [22], and the least-squares method [23].
There is no doubt that the estimation algorithm is crucial to the SOC estimation accuracy. In the
literature, several SOC estimation algorithms have been presented to improve the accuracy, reliability
and robustness of estimation [24,25], such as the coulomb counting method, the open-circuit-voltage
(OCV) method, the extended Kalman filter (EKF), fuzzy logic and the support vector machine [26],
the proportional-integral (PI) observer [27], the Luenberger observer [28], the sliding mode
observer [29] and the non-linear observers, multivariate adaptive regression splines [30], and bi-linear
interpolation [31]. As the EKF is an optimum adaptive algorithm based on recursive estimation, it has
attracted much attention [32]. However, the operation of the EKF assumes a Gaussian error distribution
and the algorithm is inapplicable when the error distribution is non-Gaussian. In addition, as the EKF
is based on ECM, the uncertainty of the ECM model parameters should be taken into consideration.
Previous studies have focused on the model parameter identification and the SOC estimation
in a fixed range, little attention has been paid to the SOC estimation in the all SOC range (0–100%).
In fact, the performance of the LIB in the all-region SOC is different. If the fixed model parameters are
used for SOC estimation, the model error and SOC error may be very large. Moreover, Reference [33]
confirmed that the model error of ECMs in the low SOC range (<20%) is much greater than that in
the high SOC range, resulting in a large SOC estimation error based on the traditional EKF in the low
SOC range. Therefore, it is necessary to develop an algorithm that can accurately estimate SOC in
the low SOC range. In this study, an all-region model parameters identification method is proposed,
and then a SOC estimator based on an improved EKF is developed to improve the accuracy of the SOC
estimation in the all SOC range.
1.2. Main Contributions
This paper aims to develop a global parameter identification method and an all-region SOC
estimator for the ECM. Specifically, the main contribution of this study is summarized as:
(1) A subregion identification method for model parameter of ECMs in the all-region SOC is
proposed to improve the global model accuracy. In this method, the all-region SOC (0–100%) is
divided into several subregions, and the parameters in each subregion are identified. Therefore,
the model parameter of the all-region is composed of the model parameter of each subregion.
Moreover, the optimal number of subregions is investigated to balance the model accuracy and
computation time.
(2) An improved EKF-based SOC estimator with varying noise covariance is proposed to improve
the accuracy of the SOC estimation in the all SOC range. ECM has a low model accuracy in
the low SOC range, resulting in a large SOC estimation error based on the traditional EKF.
The effectiveness of the proposed estimator in the all-region SOC is verified by experiments.
(3) Our proposed model parameter identification method and SOC estimator are evaluated by two
kinds of batteries under three working cycles.
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1.3. Organization of the Paper
The rest of this paper is structured as follows: Section 2 describes the experimental equipment and
results. In Section 3, a novel model-parameter identification method in the all SOC range is proposed.
Section 4 describes an improved EKF-based SOC estimator. In Section 5, case studies of two kinds of
batteries under three working cycles are employed to verify the effectiveness of the presented method
and algorithm. Finally, conclusions are summarized in Section 6.
2. Experiment
The schematic of the test bench is shown in Figure 1a. It consists of a battery tester made
by DIGATRON (BTS-600) (Digatron Power Electronics, Aachen, Germany), a thermal chamber for
environment control and a host computer for operation control and data display/storage. The battery
tester can charge/discharge a battery according to the designed program in a software installed on the
host computer. The errors of the current and voltage sensors are less than 0.1%. The measured data and
control command are transmitted to the host computer through the TCP/IP protocol. The acquired
data are used to determine model parameters and verify the proposed SOC estimator.
 
Figure 1. Battery test bench and experimental results under three working cycles. (a) Schematic of the
test bench; (b) Current profile under the new European driving cycle (NEDC); (c) Voltage profile under
the NEDC; (d) Current profile under the dynamic stress test (DST); (e) Voltage profile under the DST;
(f) Voltage profile under the federal urban driving schedule (FUDS).
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In order to fully verify the effectiveness of the proposed model identification method and SOC
estimator, two types of batteries under three working cycles were selected for experiments. The main
parameters of the two batteries are listed in Table 1. The experimental batteries were first fully
charged and then discharged to the cut-off voltage under three working cycles, namely the new
European driving cycle (NEDC), dynamic stress test (DST) and federal urban driving schedule (FUDS).
The current and voltage during discharge were recorded, as shown in Figure 1b–f.
Moreover, the actual capacities and OCV curves of the test LIBs were determined by the standard
capacity and hybrid pulse power characterization (HPPC) experiments. These experimental procedures
are standard processes, which can be found in References [34,35].
Table 1. Main parameters of experimental battery.
Nominal Capacity
(Ah)
Lower Cut-Off
Voltage (V)
Upper Cut-Off
Voltage (V)
Maximum Charge
Current (A)
BAT#01 32.5 2.5 4.15 65
BAT#02 40 2.8 4.2 100
3. Model and Parameter Identification
3.1. Equivalent Circuit Model
Reference [10] examined eleven ECMs and concluded that the first- and second-order RC models
have the best balance of accuracy and reliability. Therefore, the 2RC model is used as the battery model
for the parameter identification and SOC estimation in the all SOC range in this paper.
The model structure of 2RC is illustrated in Figure 2. In Figure 2, R0 is equivalent to the Ohmic
resistance, UOCV is the voltage source, R1 and R2 are the diffusion resistances, and C1 and C2 are
diffusion capacitances. The terminal voltages of the two series-connected RC circuits are denoted by
U1 and U2, the current is denoted by I, and the terminal voltage is denoted by UL.
Figure 2. Model structure of 2RC.
Based on the circuit principle, the discretization equations of the 2RC model can be expressed as:⎧⎪⎪⎪⎪⎨⎪⎪⎪⎪⎩
UL(k) = UOCV(k) + I(k)R0 + U1(k) + U2(k)
U1(k + 1) = U1(k)e
− Δtτ1 + I(k)R1
(
1 − e− Δtτ1
)
U2(k + 1) = U2(k)e
− Δtτ2 + I(k)R2
(
1 − e− Δtτ2
) (1)
R0 =
{
R+0 i(k) ≥ 0
R−0 i(k) < 0
(2)
where the subscript k denotes the time step, τ1 and τ2 are time constants of the RC network (τ1 = R1C1,
τ2 = R2C2), Δt is the sampling period, and R+0 and R
−
0 are the ohmic resistances during charging and
discharging, respectively.
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3.2. Model-Parameter Identification Based on Particle Swarm Optimization
To further improve the model accuracy, a suitable model parameter is essential. In the 2RC model,
six parameters need to be determined, as is given in:
θ =
[
R+0 , R
−
0 , τ1, R1, τ2, R2
]
(3)
In this paper, the PSO algorithm is used to determine these model parameters in the all SOC range.
The PSO algorithm is a global random search algorithm based on swarm intelligence, which simulates
the migration and clustering behavior of birds in the process of foraging. The basic idea of the PSO
is to find the optimal solution through cooperation and information sharing among individuals in
the group [6,36–38]. The process of PSO can be briefly introduced as follows. In a D-dimensional
search space, there are m particles. The position and velocity of the i-th particle (1 ≤ i ≤ m) can be
expressed as Xi = (Xi1, Xi2, . . . , XiD) and Vi = (Vi1, Vi2, . . . , ViD), respectively. The best historical
position of the i-th particle is expressed as Pi = (Pi1, Pi2, . . . , PiD), and the best position for all particles
is expressed as Pg = (Pg1, Pg2, . . . , PgD). Then, particles update their speed and position according to
the following expressions:
Vk+1iD = ωV
k
iD + c1r1
(
PkiD − XkiD
)
+ c2r2
(
PkgD − XkiD
)
(4)
Xk+1iD = X
k
iD + V
k+1
iD (5)
where ω is the inertia factor; k is the current iteration number; c1 and c2 are the acceleration constants;
r1 and r2 are random numbers in range of (0, 1).
The pseudo codes of the PSO algorithm are listed in Algorithm 1. In the PSO,
the root-mean-square-error (RMSE) between the model voltage and the measured voltage is used to
establish the fitness function, which can be expressed as
MRMSE =
√
1
n
n
∑
k=1
(uk(θ)− ûk(θ))2 (6)
where MRMSE represents the RMSE of the battery model, uk represents the model terminal voltage,
and ûk represents the measured voltage.
Algorithm 1. Pseudo-code of the PSO algorithm.
1: procedure PSO
2: for each particle i
3: Initialize velocity Vi and position Xi for particle i
4: Evaluate particle i and set Pi = Xi
5: end for
6: gBest = min [21]
7: while not stop
8: for i = 1 to n
9: Update the velocity and position of particle i using Equations (4) and (5)
10: Evaluate particle i
11: if fit (Xi) < fit (Pi)
12: Pi = Xi;
13: if fit(Pg) < fit (gBest)
14: gBest = Pg;
15: end for
16: end while
17: end procedure
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3.3. All-Region Parameter Identification of ECM
Obviously, the nonlinearity of the external characteristics of the battery is very serious. Therefore,
if fixed model parameters are used in the all SOC range, the model error is very large. In other
words, the model parameters optimized by PSO in the all SOC range (constant model parameters are
obtained) are the global optimum solution, but is not the best solution for each subregion. The reason
is that the model parameters should be changed with SOC rather than being invariable. Therefore,
a subregion identification method was developed to find the optimal solution of each subregion in this
study (variable model parameters are obtained). The optimal solution of each subregion constitutes
the best solution of the whole SOC range. In other words, the model with variable parameters has
smaller model errors than that with constant parameters in the whole SOC range. The schematic of
our proposed method is shown in Figure 3. The battery model used in this method is the 2RC model,
which is introduced in detail in Section 3.1.
j
R R R
NRNR −
NR − NRR R R
jI
jU
N Nj R R R R R −=
j
j
 
Figure 3. Framework of the parameter identification method of the equivalent circuit models (ECM) in
the all state-of-charge (SOC) range.
The basic principle of the proposed method is as follows: the all SOC range (0–100%) is divided
into N subregions, and the PSO algorithm is then used to identify the model parameters in each
subregion. Therefore, N groups of model parameters are thereby obtained to form model parameters
for the all SOC range. For the SOC estimation, the model parameters are selected based on the
corresponding SOC range. This method of solving the optimal solution in each subregion to form
the all-region solution can improve the accuracy of the model and lay a foundation for the accurate
estimation of SOC. It should be noted that the real SOC is very difficult to obtain, so it is difficult to
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accurately determine the SOC in each subregion, possibly resulting in the model parameters having
errors. However, the model parameters are slow-varying and varied little in a small range. Therefore,
the small model parameter error has little effect on the SOC estimation error. The flow of our method
is as follows: firstly, the current SOC is obtained by the OCV-SOC curve, then the model parameters
are obtained by judging the area in which the SOC is located. Finally, the SOC estimation is performed
using our proposed estimator. Generally speaking, the SOC value obtained by the OCV-SOC curve
may have an error, but the error is not very large. Therefore, the error of the model parameters
obtained by our method is very small, and it is reasonable to use the SOC with a small error to query
the model parameters.
As shown in Figure 3, the parameter identification process in each subregion is as follows.
The input signal is the current, and the output signal of ECM is the model voltage based on the
current model parameters. Then, the model error is obtained by comparing model voltage with
measured voltage. Finally, model parameters are updated to pursue the minimum model error using
PSO. When the optimal model parameters of the current subregion are identified, the optimal model
parameters of the next subregion are solved until the model parameters of all regions are identified.
Obviously, the identification results are closely related to the value of the number of subregions (N).
In order to investigate the relationship between model error, identification time and N values,
we identified the model parameters under different N values. The identification process was run in
MATLAB 2014b installed on a PC with 3.1 GHz CPU (Intel, Santa Clara, CA, USA) and 8 GB RAM
(Kingston, Fountain Valley, CA, USA). The identification results are shown in Figures 4 and 5. Figure 4a
shows the relationship between the RMSE and N under NEDC. It can be seen that the model error
decreases with an increase in the value of N. However, the model error does not always decrease.
When N is greater than 20, the model error will no longer decrease or even increase. Figure 4b shows
the identification time under different N values. It can be seen that the identification time decreases
with an increase in the value of N. The reason for this phenomenon can be expressed as follows:
when N is small, the PSO algorithm takes a long time to find the optimal value in each subregion.
When N is large, it is relatively easy for PSO to find the optimal solution. Therefore, the identification
time becomes shorter. However, when N is greater than 20, the identification time is no longer reduced.
 
(a) 
Figure 4. Cont.
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(b) (c) 
Figure 4. Identification results of BAT#01 under the new European driving cycle (NEDC).
(a) Root-mean-square-error (RMSE) of the equivalent circuit models (ECM) under different N values.
(b) Identification time under different N values. (c) Distribution of RMSE (N = 20).
To further clarify the relationship between model errors and the number of subregions,
the parameter identification of another battery (BAT#02) under the DST and FUDS working cycles was
carried out, and the identification results are shown in Figure 5. In Figure 5, the average RMSE is the
average value of the RMSE of ECMs in the all SOC range. It can be seen that N = 20 is the best choice
to balance the identification accuracy and the identification time under the DST and FUDS.
 
(a) (b) 
  
(c) (d) 
Figure 5. Identification results of BAT#02 under the dynamic stress test (DST) and the federal urban
driving schedule (FUDS). (a) Relationship between average root-mean-square-error (RMSE) and N
under the DST; (b) Relationship between identification time and N under the DST; (c) Relationship
between average RMSE and N under the FUDS; (d) Relationship between identification time and N
under the FUDS.
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Based on the identification results of the above three working cycles, we can conclude that N = 20
is the best choice with the highest accuracy and the shortest identification time. Figure 4b shows the
distribution of RMSE in the all SOC range (N = 20). It can be seen that the model has satisfactory
accuracy in the high SOC range (20–100%), indicating the effectiveness of the proposed method. Table 2
lists the identification results of model parameters in the all SOC range. Note that the model error in
the low SOC range (0–20%) is large, which is caused by the defects of the ECM. Therefore, model errors
in the low SOC range need to be considered for an all-region SOC estimator.
Table 2. Identified parameters in all state-of-charge (SOC) range (N = 20).
SOC Range (%) R+0 (Ω) R
−
0 (Ω) R1(Ω) τ1(s) R2(Ω) τ2(s)
0–5 0.00151 0.00150 0.000802 25.96175 5.35 × 10−11 910.1351
5–10 0.00142 0.00149 0.000144 4.291183 0.00089 36.14319
10–15 0.00128 0.00155 0.000428 7.268605 0.001204 76.50539
15–20 0.00142 0.00162 0.001829 292.5856 0.000979 26.74074
20–25 0.00130 0.00153 0.000559 11.88647 0.002403 149.2718
25–30 0.00136 0.00165 0.000891 29.3174 0.004348 725.8318
30–35 0.00137 0.00167 0.003932 493.7445 0.00058 18.99163
35–40 0.00139 0.00163 0.000674 23.38255 0.001858 363.3004
40–45 0.00130 0.00155 0.000478 12.50162 0.001385 152.1977
45–50 0.00118 0.00161 0.001177 172.2351 0.000491 11.14567
50–55 0.00139 0.00157 0.000675 23.54001 0.001762 262.7994
55–60 0.00143 0.00162 0.003075 609.9358 0.000921 37.09781
60–65 0.00132 0.00174 0.000826 34.21432 0.005307 862.0298
65–70 0.00130 0.00177 0.008134 766.7005 0.00057 18.45616
70–75 0.00144 0.00171 0.011066 934.3178 0.000646 23.98743
75–80 0.00130 0.00177 0.000409 8.049046 0.012025 788.1887
80–85 0.00133 0.00184 0.003062 377.0807 0.000918 32.84381
85–90 0.00169 0.00176 1.93 × 10−11 307.087 0.016334 1000
90–95 0.00200 0.00168 0.067043 1000 0.003688 999.9995
95–100 0.00200 0.00200 0.082935 1000 0.064369 999.9998
4. An Improved EKF-Based SOC Estimator in the All SOC Range
4.1. EKF-Based SOC Estimator
The EKF is robust against modeling uncertainty, linearization error, and process and measurement
noise. Therefore, the EKF is very suitable for the SOC estimation of LIBs. The schematic of the
EKF-based SOC estimator is shown in Figure 6.
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Figure 6. Schematic of the extended Kalman filter (EKF)-based state-of-charge (SOC) estimator.
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For the 2RC model, the state variable x can be written as:
x = [SOC, U1, U2]
T (7)
From Equations (2)–(4), the following expressions can be obtained:
f (xk, uk) =
⎡⎢⎣ 1 0 00 exp(−Δt/τ1) 0
0 0 exp(−Δt/τ2)
⎤⎥⎦
⎡⎢⎣ SOCEKF,kU1,k
U2,k
⎤⎥⎦+
⎡⎢⎣ −ηΔt/CnR1(1 − exp(−Δt/τ1))
R2(1 − exp(−Δt/τ2))
⎤⎥⎦Ik (8)
g(xk, uk) = UOCV(SOCEKF,k)− IkR0 − U1,k − U2,k (9)
where Δt is the sample period.
According to References [39,40], the standard EKF equations for the battery system are listed in
Algorithm 2. Note that the Kalman gain Lxk mainly depends on the comparison between the input
noise covariance Σw and the output noise covariance Σv, thus choosing these two noise covariances
properly has a great influence on the accuracy of the SOC estimation.
Algorithm 2. Summary of the extended Kalman filter (EKF)-based state-of-charge (SOC) estimator.
1: Definitions:
2: The nonlinear state-space model:{
xk+1 = f (xk, uk) + wk
yk = g(xk, uk) + vk
where x is the system state vector, f (xk, uk) is a state transition function and g(xk, uk) is a measurement
function, wk is the unmeasured process noise and vk is the measurement noise.
3: Initialization:
x̂+0 = E[x̂0], ∑
+
x,0 = E
[(
x0 − x̂+0
)(
x0 − x̂+0
)T]
4: Computation:
5: Time update:
6: x̂−k = f
(
x̂+k−1, uk−1
)
+ wk−1; ∑−x,k = Ak−1∑
+
x,k−1 A
T
k−1 + ∑ w.
7: Measurement update:
8: Error innovation: ek = yk − ŷk = yk − g
(
x̂−k , uk
)
.
9: Estimator gain matrix: Lxk = ∑
−
x,k
(
Cxk
)T[
Cxk X
x
k ∑
−
x,k
(
Cxk
)T
+ ∑v
]−1
10: Measurement update: x̂+k = x̂
−
k + L
x
k [yk − ŷk]
11: Error covariance measurement update: ∑+x,k =
(
I − Lxk Cxk
)
∑−x,k
where Ak =
∂ f (xk ,uk)
∂x
∣∣∣
x=x̂+k
, Ck =
∂g(xk ,uk)
∂x
∣∣∣
x=x̂−k
4.2. An Improved EKF-Based SOC Estimator
Section 3.3 indicates that the ECM has low accuracy in the low SOC range. Therefore, the SOC
error obtained by the traditional EKF is large. To solve this problem, an improved EKF (IEKF)-based
SOC estimator is proposed in this paper. The expression of Lxk , the relative ratio of Σw and Σv,
determines the performance of the EKF algorithm. Figure 7 shows the SOC and SOC error based on
the EKF with different distributions of noise covariance under the NEDC, FUDS and DST working
cycles (capacity error is set to 0.5%). The calculation results of the three working cycles show that the
SOC estimated value is more inclined to the SOC value obtained by the ampere-hour (AH) method
when the Σw is smaller and the Σv is larger, while the estimated value is more inclined to the SOC
estimated value obtained by the normal EKF when the Σw is larger and the Σv is smaller. As shown in
Figure 4a, the model error is very large in the low SOC range, resulting in a large SOC estimation error
based on the traditional EKF. At this time, the SOC estimation value obtained by the AH method is
more reliable, because the AH method is not affected by the ECM error. Therefore, a smaller Σw value
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and a larger Σv value should be used. When the model error is small, it indicates that the battery is in
the high SOC range, and Σw and Σv should return to the normal value.
w ve
−Σ Σ
w ve
−Σ Σ
AH
w ve
−Σ Σ w ve
−Σ Σ
w ve
−Σ Σ
w ve
−Σ Σ
AH
w ve
−Σ Σ
w ve
−Σ Σ
w ve
−Σ Σ
AH
w ve
−Σ Σ
w ve
−Σ Σ
w ve
−Σ Σ
AH
Figure 7. State-of-charge (SOC) and SOC error based on the extended Kalman filter (EKF) with different
distributions of noise covariance under three working cycles (capacity error is set to 0.5%). (a) SOC
of BAT#01 under the new European driving cycle (NEDC); (b) SOC error of BAT#01 under NEDC;
(c) SOC error of BAT#02 under the federal urban driving schedule (FUDS); (d) SOC error of BAT#02
under the dynamic stress test (DST).
When the accuracy of the ECM is insufficient in the low SOC range, the IEKF algorithm is more
confident in the estimation value using the AH method. Therefore, the accuracy of the AH method
directly affects the SOC estimation accuracy in the low SOC range. The error sources of the AH
method include capacity error, coulombic efficiency error, measured current error, self-discharge etc.
The specific influence of these factors on the AH method is as follows.
(a) Case 1: the capacity error is 5%. Figure 8 shows that the maximum incremental error of the SOC
caused by the AH method in this case is 1% in the low SOC range (0−20%).
(b) Case 2: the coulomb efficiency error is 0.1%. Figure 8 shows that the maximum incremental error
caused by the AH method in this case is 0.1% in the low SOC range.
(c) Case 3: the drift of the measured current is 100 mA, and the self-discharge is 1 mA. Figure 8
shows that the maximum incremental error in this case is less than 1%.
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Figure 8. Calculation of the state-of-change (SOC) error source based on the ampere-hour (AH) method.
In summary, the maximum incremental error caused by the AH method cannot exceed 2.0% in the
all low SOC range even if the above assumptions are superimposed. Therefore, our proposed method
is useful for improving the accuracy of SOC estimation in low SOC range.
However, the exact Kalman noise covariance cannot be directly obtained. In this paper, we take
the model error (MRMSE) as the reference signal. The model error is obtained by comparing the
measured voltage with the one obtained by the model. From Section 3.3, we can see that the low SOC
range is 20% of the all-region SOC. Therefore, the cumulative error caused by the AH method is small,
and once the normal EKF algorithm is returned, the initial error can be eliminated. The values of Σw
and Σv are listed in Equation (10). The proposed method improves the SOC estimation accuracy in
the all SOC range by adjusting the distribution of noise covariance according to the model error in
real time.
(Σw, Σv) =
⎧⎪⎪⎪⎨⎪⎪⎪⎩
(
e−11, 0.0052
)
MRMSE ≤ 0.003V(
e−12, 0.0052
)
0.003V < MRMSE ≤ 0.006V(
1e−15, 0.0102
)
0.006V < MRMSE ≤ 0.009V(
e−50, 1.0002
)
MRMSE > 0.009V
(10)
5. Results and Discussion
5.1. Case Studies under NEDC
To verify the effectiveness of the proposed all-region model-parameter identification and SOC
estimator, the SOC is estimated under various cases using the experimental data in Section 2.
The estimated results are shown in Figure 9. Figure 9a shows the SOC estimation error in ideal
conditions. In this paper, the ideal condition means there is no capacity error and sensor measurement
error. The results indicate that the proposed IEKF algorithm has much higher accuracy in the low SOC
range than the EKF algorithm, and has almost the same accuracy in the high SOC range. Figure 9b
shows the SOC error is under 5% of the capacity error, indicates that the IEKF algorithm is better than
EKF in the all SOC range. In practical applications, the errors of current sensor and voltage sensor
exist. Figure 9c shows the SOC error of two algorithms under a current error of 32.5 mA noise and
32.5 mA drift (0.1% full scale of current sensor). Figure 9d shows the SOC error under a voltage error of
10 mV noise and 5 mV drift. Table 3 lists the RMSE of the SOC in the all SOC range. Case studies show
that the SOC error obtained by EKF and IEKF is almost the same in the high SOC range (SOC ≥ 20%).
However, the SOC error obtained by IEKF is obviously smaller than that by EKF in the low SOC range
(SOC < 20%). Figure 10 shows the SOC estimation result under NEDC in the all SOC range. It is
obvious that the SOC obtained by the IEKF tracks the real SOC better than that obtained by the EKF.
Moreover, our proposed IEKF only adjusts the distribution of noise covariance on the basis of the
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traditional EKF. Therefore, the computation times of IEKF and EKF are almost the same. Through the
above analysis, we can conclude that our proposed IEKF is better than the traditional EKF in the all
SOC range.
  
(a) (b) 
  
(c) (d) 
Figure 9. The state-of-change (SOC) estimated error comparison in the all-region SOC under the new
European driving cycle (NEDC). (a) Case A: SOC error in ideal condition; (b) Case B: SOC error under
5% capacity error; (c) Case C: SOC error under current error of 32.5 mA noise and 32.5 mA drift;
(d) Case D: SOC error under voltage error of 10 mV noise and 5 mV drift.
 
Figure 10. State-of-change (SOC) estimation results under the new European driving cycle (NEDC) in
the all-region SOC (capacity error is set to 6%, current error is 50 mA noise and 50 mA drift).
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Table 3. Root-mean-square-error (RMSE) in the all state-of-change (SOC) range.
Case EKF IEKF
Case A 0.43% 0.17%
Case B 0.44% 0.41%
Case C 0.57% 0.44%
Case D 1.47 1.25%
5.2. Additional Validation under the DST and FUDS Working Conditions
In order to further verify the reliability and accuracy of the proposed algorithm, verification on
another battery (BAT#02) under the DST and FUDS is performed. The results are shown in Figure 11.
It can be seen that the accuracy of our proposed IEKF is higher than that of EKF under the DST and
FUDS in the all-region SOC.
 
Figure 11. State-of-change (SOC) estimation results of BAT#2 under the dynamic stress test (DST) and
the federal urban driving schedule (FUDS) in the all SOC range. (a) SOC estimation value under the
DST; (b) Estimation error under the DST; (c) Estimation error under the FUDS.
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In conclusion, the effectiveness of the proposed parameter identification method and SOC
estimator are verified by case studies under NEDC, DST and FUDS working conditions, and the
accuracy and reliability of IEKF are better than traditional EKF in the all SOC range.
6. Conclusions
In this paper, a model parameter identification method was proposed to improve the global model
accuracy for the ECM. Then, an improved EKF-based SOC estimator with varying noise covariance
was developed to improve the SOC estimation accuracy in the low SOC range, which can solve
the problem of a low estimation accuracy of traditional EKF based on the ECM in the low SOC
range. The experimental results of two kinds of batteries under the NEDC and DST working cycles
show that: (1) the proposed parameter identification method of ECM can achieve global optimum
in the all SOC range, and the model error is within 10 mV when the SOC ranges from 100% to 20%.
Moreover, the model accuracy does not always improve by increasing the number of subregions (N).
Conversely, the model accuracy no longer increases or even decreases when N increases to a certain
value. Our investigation shows that N = 20 is the best choice with the highest accuracy and the shortest
identification time; (2) the SOC estimation error is within ±1% in the all SOC range, indicating that the
proposed IEKF has better accuracy and reliability than the traditional EKF.
It should be noted that our proposed method and algorithm are only verified by experiments
in the DST and NEDC working cycles. However, the results can provide valuable references for the
battery model parameter identification and SOC estimation in real applications. The application of the
proposed method and algorithm in real EVs will be our future research work.
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Abstract: Energy storage emerged as a top concern for the modern cities, and the choice of the
lithium-ion chemistry battery technology as an effective solution for storage applications proved to
be a highly efficient option. State of charge (SoC) represents the available battery capacity and is one
of the most important states that need to be monitored to optimize the performance and extend the
lifetime of batteries. This review summarizes the methods for SoC estimation for lithium-ion batteries
(LiBs). The SoC estimation methods are presented focusing on the description of the techniques
and the elaboration of their weaknesses for the use in on-line battery management systems (BMS)
applications. SoC estimation is a challenging task hindered by considerable changes in battery
characteristics over its lifetime due to aging and to the distinct nonlinear behavior. This has led
scholars to propose different methods that clearly raised the challenge of establishing a relationship
between the accuracy and robustness of the methods, and their low complexity to be implemented.
This paper publishes an exhaustive review of the works presented during the last five years, where the
tendency of the estimation techniques has been oriented toward a mixture of probabilistic techniques
and some artificial intelligence.
Keywords: energy storage; lithium-ion battery; battery management system BMS; battery modeling;
state of charge SoC
1. Introduction
Two main industrial applications require high technology systems in energy storage: smart grids
and electric vehicles (EVs) [1]. LiBs look likely to replace lead acid batteries (PbAB) and become the
preferred power supply for EVs due to their advantages of large capacity, long cycle life, and no
memory [2]. However, LiBs require special handling to avoid deterioration of battery performance
and prevent situations that could result in severe damage or explosions. So, LiBs technology requires
careful monitoring and regulation. The SoC is one of the most important states to be tracked in a battery
to optimize the performance and extend the lifetime of batteries [3]. SoC is defined as the rate of the
available capacity to its maximum capacity when a battery is completely charged, and describes the
remaining percentage of battery capacity. The monitoring and regulation of the states of batteries are
done by a BMS that uses a battery analytical model and consists of hardware and software for battery
management. It includes, among others, algorithms to determine the battery’s more critical states.
For EV applications, batteries must not only deliver a certain amount of energy to the drive train
during operation but also provide power in different road situations. For this reason, it is essential to
know the maximum power that can be delivered to and from the battery by charging or discharging,
respectively, with SoC being needed for making decisions concerning the operation.
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Batteries’ operation can be modeled to find and monitor their states, mainly the SoC. The literature
reports different approaches [4]. Most of those approaches simultaneously use a model of the battery
with an algorithm to estimate the SoC [5–7], while a few others use separate methods [8,9]. It is
important to consider that neither models nor methods are able to fulfill the performance required
by demanding applications [10]. Therefore, the selection of the appropriate algorithm is up to the
designer. To this aim, this paper presents a review of the main proposals in the literature in recent years
for SoC estimation. This review can help the designer with choosing the most convenient approach.
This paragraph has as its main goal to show the most recent reviews of SoC estimation. A chapter
of a book reported in [11] includes a brief review of SoC estimation techniques. Although this is
a 2017 publication, its bibliographical revision for SoC techniques only includes 27 references to
websites, journals, transactions, and conference proceedings that were published between 1998 and
2013. A review of SoC estimation for LiBs in electric and hybrid electric vehicles (HEVs) was published
in [4]. While 59% of the references cited in this journal correspond to approaches for SoC estimation,
the remaining papers refer to the estimation of other states of the battery. The focus of [4] was to present
the strengths and weaknesses of the approaches rather than to describe their respective techniques
in detail, and of all the references concerning SoC, just 20% correspond to 2013 studies, and 15% to
2012 studies. The remaining 65% of references date to 2011 or earlier. For EVs and HEVs, the trend
is now towards the design of intelligent BMS, which involves research into intelligent-adaptive SoC
estimation methods [12]. This is because it has been shown that, to get the best results for building
a perfect lifetime calendar of the battery, a mix of adaptive systems should be used [13]. In [4], just 18%
of SoC-related references correspond to adaptive systems such as fuzzy logic, artificial neural networks,
ANN, fuzzy based neural networks, and support vector machines. On the other hand, [4] has not
mentioned references to other techniques that have been applied in the last five years related to the
use of evolutionary computing such as genetic algorithms and other hybrid methods [10]. In the
same way, [14] presents a SoC estimation review for LiBs with only 80 references, 78% of which are
from 2013 and earlier. The SoC estimation review presented in [14] is inaccurate when it presents
the “Internal Resistant Method” as one of the conventional SoC estimation techniques since this is
not now used for SoC estimation due to the difficulty of monitoring the resistance because it changes
slightly with a wide range of SoC [15]. The work presented in [14] does not give an explanation of the
methodologies proper for each method and in the classification marked “other techniques”, all the
mentioned references are from 2013 or earlier. The SoC estimation review presented in [16] makes
a list of the techniques used until 2014 to estimate SoC, but it is limited to listing techniques; although
it cites 81 references, it does not describe methodologies or indicate advantages or disadvantages.
Recently, an overview of online implementable SoC estimation methods for LiBs was published in [17].
It only considers those techniques that can be implemented online and is limited to presenting the
basic concepts related to Coulomb counting, open circuit voltage, and impedance spectroscopy. Also,
it concentrates only on listing model-based methods. The current trend of using artificial intelligence
in SoC estimation is only quoted by mentioning artificial neural network-based methods. The research
developed in [17] is an overview based on 54 references that briefly describe just five of the SoC
estimation methods.
Due to the trend in SoC estimation techniques before 2013 presented in [4], and due to the fact
that the trend over the last five years has been towards the inclusion of some probabilistic techniques
or artificial intelligence to improve the performance of estimation algorithms, this paper presents
an exhaustive review of the SoC estimation methods published since 2013 and gives a description
of each of those methods according to a general classification, presenting the main drawbacks.
The descriptions of the SoC estimation methods, which may be complex for a designer who is starting
out in the field of LiBs states estimation, are presented in a complete but simple way with original
diagrams of this review.
According to the searches done in the databases IEEE Xplore digital Library and Science Direct
Elsevier’s platform, with the search criterion “state of charge estimation in batteries” since 2013, 433 and
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270 publications, respectively, have appeared in this field. This review considered only those that
present techniques applicable to LiBs and also emphasize SoC estimation methodologies. On the other
hand, those references that were limited to using a SoC estimation methodology originally presented in
another publication, without contributions, were discarded. So, SoC estimation classification methods
in this review are based on 145 references published in the last five years; 57% of those cited references
correspond to journals and transactions, 39% to conferences, and the remaining 4% to other sources
like magazines, books, theses, and proceedings. The paper is organized as follows: In Section 2 some
important definitions related to battery terminology are explained. Section 3 presents an overview of
battery modeling techniques. Section 4 is dedicated to presenting the technique used for each method
and its classification. Finally, Sections 5 and 6 are dedicated to a discussion of future challenges, and
conclusions, respectively.
2. Battery Management Systems (BMS)
A BMS is a device that is built with hardware and software that control the operational conditions
of the battery to prolong its life, guaranteeing its safety and providing an accurate estimation of the
different states of the battery for the energy management modules. To meet this, a BMS has several
features to control and monitor the states of the battery at different battery cell, battery module,
and battery pack levels [1].
The capability of a battery to store energy decreases over its lifetime. State of health (SoH) is an
indicator of this deterioration. The remaining useful life (RUL) is the remaining time or number of load
cycles until the battery reaches its end of life (EoL). A BMS must be not only a protection circuit but
also a thorough and accurate device that can predict the SoC, SoH, RUL, capacity, and available power,
to increase the efficiency and the safety of the battery. By continuously measuring current, voltage,
and temperature in batteries, the aforementioned parameters can be estimated. The estimation of the
SoC is key in a BMS, but its online and accurate estimation remains a challenge due to strong nonlinear
and complex electrochemical reactions in the battery and because battery characteristics change with
aging [18].
The literature reports many different approaches to designing a BMS depending on the
functionalities desired for the specific application, but most of them focus on a certain function
of BMS, such as SoC estimation [10,19–22], or the balancing process [23–28]. Few studies present
research concerning BMS from a global perspective like in [29], which displays an entire BMS design
adopting a distributed structure to reach better scalability and portability. As mentioned, for EVs
and HEVs the trend is now towards the design of intelligent BMS ,which involves research areas in
artificial intelligence applied for the battery state estimation [12]. A predictive and adaptive BMS
based on models is especially important for large battery packs for applications such as EVs and
grid integration [30–33]. In the work presented in [34], a BMS is designed based on a seventh-order,
single particle battery model with electrolyte diffusion and temperature-dependent parameters that
take advantage of the response variations of the Li ion cell with temperature, but focus their efforts on
SoC estimation.
3. Battery Modeling
A battery model is used to study the relationship between the external characteristics and the
internal states of a battery by establishing a mathematical model. In order to use methods for SoC
estimation, first a cell model in a discrete-time state-space form is needed [35]:
xk+1 = Akxk + Bkuk + wk (1)
yk = Ckxk + Dkuk + vk, (2)
where xk ∈ Rn is the system state vector at discrete-time index k. The vector uk ∈ Rp is the measured
exogenous system input and a known/deterministic input to the system at time k. wk ∈ Rn is the
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unmeasured stochastic “process noise” that affects the system state. The system output is yk ∈ Rm and
is obtained by a linear combination of states and inputs, plus vk ∈ Rm, which models the measurement
noise and affects the measurement of the system output in a memory-less way, but does not affect
the system state. If the requirements of the model need to consider the nonlinear components of the
system, the model can be expressed as:
xk+1 = f (xk, uk) + wk (3)
yk = g(xk, uk) + vk. (4)
These models (Equations (1)–(4)) update its own state and output values based on its input.
Equations (1) and (3) are called the “system equation” and capture the evolving system dynamics.
System stability, dynamic controllability, and sensitivity to disturbance may all be determined from
these two equations. Equations (2) and (4) are called the “measurement equation,” while the matrices
Ak ∈ Rnxn, Bk ∈ Rnxp, Ck ∈ Rmxn and Dk ∈ Rmxp, describe the dynamics of the system and are
possibly time-varying depending on the particular battery model technique used. The functions
f (xk, uk) and g(xk, uk) also describe the dynamics of the system and are nonlinear functions specified
by the particular battery model technique used. Every particular battery model technique prescribes
estimating parameters that may not be directly measured. Equations (1) and (2) are illustrated in the
block diagram of Figure 1, and for the nonlinear case, Equations (3) and (4) are illustrated in the block
diagram of Figure 2.
Bk
Ak
Ck
Dk
Unit
Delay+ +
wk
xk+1 xk
vk
yk
Figure 1. Linear discrete-time system from Equations (1) and (2).
Unit
Delay+ +
uk
wk
xk+1 xk
vk
ykf(xk,uk) g(xk,uk)
Figure 2. Nonlinear discrete-time system from Equations (3) and (4).
Commonly used battery cell model techniques that fit Equations (1)–(4) are mainly electrochemical
and electric circuit models. Electrochemical models are suitable for predicting quantities at both the
macroscopic and microscopic level, but these models have high computational complexity, presenting
difficulties in obtaining parameters, and the equations can only be solved using specialist software [36].
The equivalent electric circuit model (ECM) based on external dynamic characteristics can simulate
the working characteristics of different kinds of batteries, thereby avoiding detailed calculations of
internal electrochemical processes. This review shows that ECM is commonly used as a base for SoC
estimation, mainly the resistance–capacitance (RC) network-based ECM, which consists of voltage
sources, resistors, and capacitors to form a circuit network. ECM and electrochemical models (EChM)
will be examined in detail in Section 4.2.1.
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As hundreds of single cells are connected in parallel and series to compose a battery pack and
provide energy that can meet the requirements of an application like a smart grid or EV, a whole
battery pack model is required. The similarity principle cannot be simply implemented from a single
cell to the battery pack because of cell inconsistencies and mechanical integrity influences [37]. If cell
inconsistencies are considered, describing every individual cell with its unique ECM and parameters
is desirable. However, it takes time to experiment on every individual cell to fit a precise ECM,
and a complete model for a large number of cells would become quite complex. The approach
presented in [37] uses a Thevenin ECM for every single cell in an array of more than 90 series-connected
cells, and this model is used to identify the internal resistance of each cell. Similarly, in [38] a Thevenin
model that uses two different branches (for charge and discharge) is connected in series n times to
represent n cells in a series-connected battery pack. Russu et al. in [38] present the model equations for
n cells, and these equations are included as a single system by using Equations (1) and (2)
4. Methods for SoC Estimation
SoC represents the available battery capacity that can be withdrawn from the battery and is used
to prevent its over-discharge or over-charge as well as to operate the battery in such a manner that
aging effects are reduced. SoC estimation has drawn the attention of many researchers, and many
different methods have been proposed [18]. To make a classification of the methods is not an easy
task because most approaches point to the combination of two or more methods and the inclusion
of different heuristic or deterministic mathematical tools. This review will show that it is common
to find a mix of both open circuit voltage (OCV) and coulomb counting (CC) methods. It is common
for these combinations to involve a variety of improvements in the initial and online SoC estimation
since methods applied separately can suffer from some inaccuracies. For example, [8] combined the
algorithm OCV method, a full charge detector/dynamic load observer, and, as the key function, the CC
method with robust extended Kalman filter algorithm (REKF). These combinations make it harder
to sort out each approach into a specific method classification. However, based on the classification
made in [4], and from the published literature on this topic in the last five years, this review proposes
two categories (direct and indirect methods), and several subcategories that summarize trends in SoC
estimation. Figure 3 displays a summary of these categories with their main drawbacks.
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MAIN DRAWBACKS
Its application is very limited within the online estimation and control framework. Parameters for 
EChMs are not provided by manufacturers and require extensive investigation, so, there is a trade-off in 
battery modeling between accuracy and computational complexity. It could be innacurate as the model 
parameters vary widely with electrode chemistry, electrolyte, packaging, and time, and the cells in 
battery packs are generally heterogeneous with respect to this parameters and temperature. As the 
model is a set of partial differential equations of multi parameters, the solving process is very 
cumbersome.
The model parameters can only be parameterized accurately for new batteries in the laboratory, but 
this approach is costly, time consuming, and commonly not practical to obtain all parameters. It does 
not fully describe the electrochemical processes of the battery and can´t consider the inaccuracies. The 
number of circuit elements considered implies a trade-off between accuracy and computational 
complexity.
The technique is not suitable for online testing since the battery requires to have long time resting to 
reach balance and to get the OCV. The method is not practical due to the requirement of measuring 
OCV which means SoC estimation is not available while the battery is charging or discharging. OCV is 
also not accurate due to the flat region that exists in the mid-SoC region curve.
It demands heavy computation, and has delay in optimzation response time. Fine tuning of parameters 
is required to get effective results. Because GA is solving binary variable so in conversion binary into 
number, can skip the optimal point. Handling this problem is important for the resolution needed in 
the voltage sensors, and require big dimension of binary bit and it increases the time response of the 
algorithm in online applications.
As direct open-loop SoC estimation is implemented, it leads to inaccuracies. A significant amount of 
training data are needed, and a lot of computations are required. The vector machine for a new battery 
cannot be accurate for an aged battery. Because of the open-loop character of this approach, Its 
adaption to the aging state of the battery is not possible. The large amounts of training data required 
limited its widespread application.
It needs more neurons to increase the accuracy, which limits its implementation on real-life models. For 
EV applications the technique is not suitable due to its intensive computing and lengthy learning 
process. ANN needs to be trained before it can be used, so, can be used for only some specific 
application and the ANN trained for a new battery cannot be accurate for an aged battery. Because of 
the open-loop character of this approach, on-line training of the ANN and, therefore, its adaption to 
the aging state of the battery is not possible. On-line training requires high computational effort and 
brings various potential problems, such as overfitting.
The computational cost is high, and as a clear battery characteristic rule is needed, and the battery 
parameters significantly change over the battery lifetime for LiBs, the SoC estimation can be not 
accurate enough. If the proposed SoC estimation is based on static battery characteristics, therefore, 
this approach is practically inapplicable for LiBs in EVs. The aging of the battery cannot be considered. 
This method cannot estimate the initial value, so the initial SoC must be known, and has an 
accumulative error. As it is an open loop estimation system, small errors will accumulate with time due 
to the integration term, being a source of significant inaccuracy. Several factors affect its accuracy, such 
as battery age, discharge rate, and sensor precision.
CO
U
LO
M
B
 
CO
U
N
TI
N
G
ES
TI
M
A
TI
O
N
 
(C
C)
O
PE
N
 C
IR
CU
IT
 
V
O
LT
A
G
E
ES
TI
M
A
TI
O
N
 
(O
CV
)
EL
EC
TR
O
CH
EM
I
CA
L 
IM
PE
D
A
N
CE
 
SP
EC
TR
O
SC
O
PY
 
(E
IS
)
D
IR
EC
T 
M
ET
H
O
D
S
IN
D
IR
EC
T 
M
ET
H
O
D
S
A
D
A
PT
IV
E 
FI
LT
ER
-B
A
SE
D
 
M
ET
H
O
D
O
LO
G
IE
S
H
 IN
FI
N
IT
Y 
BA
SE
D
 
ES
TI
M
A
TI
O
N
 
(H
)
RE
CU
RS
IV
E 
LE
A
ST
 S
Q
U
A
RE
 
BA
SE
D
 
ES
TI
M
A
TI
O
N
 
(R
LS
) 
KA
LM
A
N
 
FI
LT
ER
S 
B
A
SE
D
 
ES
TI
M
A
TI
O
N
 
(K
F,
 E
KF
, 
U
KF
,A
EK
F)
The algorithms suffer from high complexity, high computational cost, and instability. The method 
involves complex matrix operations that can lead to numerical instabilities and make hard the 
algorithm implementation on an ordinary, low-cost microcontroller. KF methods are highly dependent 
on the battery model and sensor precisión, and they have limitations such as linearization accuracy and 
filter stability from Jacobian matrices. The performance of the KF variants is dependent on prior 
knowledge of the model and measurement noise covariance, such that any inaccuracy in the system 
modeling and noise covariance may degrade the performance of these filters, causing poor 
convergence or slow adaptation. KF is degraded when there are considerable uncertainties about the 
model structure, physical parameters, level of noise, and initial conditions. 
For a better performance, it needs the system and observation noise satisfy the Gaussian distribution 
and the model parameters are accurate. So, its accurate application is limited. The algorithm suffers 
from high complexity, high computational cost and instability, and the accuracy depends on the 
accuracy of the battery model. RLS has heavy computation and unstable operation if the forgetting 
factor value is not appropriate.
Essentially, it has the same disadvantages than the KF based SoC estimation techniques. Also, non-
linear constraints such as saturation are not well-handled, and aging, hysteresis and temperature 
effects could deviate the accuracy of the model.
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A large number of parameter need huge effort to tune them properly, and a lot of computations are 
required.  The main PSO drawback is the need of maintaining feasibility of solutions. Typically this issue 
is solved by including penalty terms in the objective function, but it increases the complexity. It is easy 
to fall into local optimum in high-dimensional space and has a low convergence rate in the iterative 
process.
This estimation method is suitable only for identical charging conditions. So, it is not suitable for EVs 
that could be charged inconsistently with different current. Due to high temperature influence, this 
method can only be made in high frequency range.
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Figure 3. Summary of methods for the SoC estimation and main disadvantages.
4.1. Direct Methods
Direct SoC estimation methods use and measure physical battery properties such as voltage,
current, and temperature, and then, by using an equation or relationship, the SoC can be estimated.
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4.1.1. Coulomb Counting Estimation (CC)
CC has been standardized in the industry as an SoC estimation method [39]. At present, the
CC method (also known as the ampere-hour balancing method), is the most used method for SoC
estimation since it is the most accurate technique for short-term calculations. The CC method defines
SoC as [8]:
SoC(t) = SoC(t0) +
1
Cn
∫ t0+t
t0
Ibat(dτ)× 100%, (5)
where SoC(t0) is the initial SoC, Cn the nominal capacity, and Ibat is the charging/discharging current.
CC is a simple method, but has problems such as an initial value error and accumulated errors,
so it is necessary to take into account the following issues: The measurement of battery current can
contain measurement errors and abundant measurement noise. Errors due to noise and the wide
range in sensors’ resolution or rounding lead to accumulated errors and Equation (5) will gradually
lose precision, so supporting algorithms are necessary. The initial SoC may not be known in practice
and to define the SoC of a battery is only feasible when the battery system is in thermodynamic
equilibrium [40].
CC is calculated by charge and discharge current time integral, and it is necessary to know the
initial SoC value. If not known, this is usually assumed. This method is unable to eliminate cumulative
error and is sensitive to the initial SoC value. If the initial SoC value is inaccurate, it will affect all
estimates and error will accumulate during the whole estimation process. Despite being widely used in
recent years, CC is not a method that is usually used as a sole tool for estimating SoC but is commonly
used in combination with other techniques. A few publications, like [41], use the CC technique as the
only tool to calculate the SoC. This work uses CC as a unique method for the SoC estimation since it
incorporates a procedure that allows an on-line adaptive parameter estimation of a source-dependent
ECM like will be described in Section 4.2.1.
4.1.2. Open Circuit Voltage-Based Estimation (OCV)
SoC estimation methods commonly impose a characterization of the OCV curve (mainly through
a polynomial or a look-up table), as they use either a direct OCV curve inversion method (if the
application permits cell steady state voltage measurement), or a cell model-based methods [42].
Making voltage measurements to determine the SoC for the cell allows us to define the relation:
SoC = f−1(OCV). (6)
In the OCV method, the cell’s voltage is continuously measured, and the corresponding SoC
is obtained from a table. The method has inherent difficulties in practical applications: the sensors
need high resolution to measure voltage accurately, and sufficient time is required for equilibrium.
The OCV method can be very accurate, but as it needs a rest time to estimate the SoC, it cannot be used
in real time. Also, the OCV–SoC relationship differs among cells and, therefore results in unacceptable
error. However, the OCV method is used to calibrate the CC method expressed in Equation (5) [40],
in combination with noise-filtering and other adaptive techniques, as is described in Section 4.2.2.
To understand why the OCV–SoC curve cannot be used directly to estimate SoC, we must analyze
Figure 4, which was obtained from the experimental data. This figure displays 10 curves obtained
under different C-rates charging processes for a LiNiCoMnO2 battery. In the figure, it can be seen
that, as the amount of charging current increases in each cycle, the curve shifts upward. This behavior
gives to the charging process the following features: (1) When the battery receives a large amount of
current, the charging process reaches the upper limit voltage faster than when it receives less current;
(2) At the same open OCV, the battery has different SoC values depending on the amount of current it
is receiving, with SoC values being larger when the charging process is developed under small values
of current. If the behavior of the discharging process were presented, opposite features to the charging
process could be seen. This OCV curve is fairly flat over the operational SoC range. Thus, even the
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smallest error in the OCV obtained from a battery model can lead to divergence of SoC from the actual
value. To compensate for the mentioned shortcomings, the OCV method has to be mixed with other
approaches. In [40,43] the SoC has been estimated by inferring the remaining cell voltage from an OCV
using the OCV–SoC curve and Equation (6).
Figure 4. OCV vs. SoC during the charge process at different current values.
The changes of the OCV curve of each cell due to battery aging and performance degradation
distort the estimation technique if nothing is done to adjust the curve. Therefore, OCV–SoC curve
correction is required and in [42,44] it is implemented by comparing the capacity error with the
CC and look-up table methods or by polynomial parametrization for the OCV curve. The OCV
method compensates for both parameter and temperature variations in SoC estimation method
presented in [20]. In [20] the OCV–SoC characteristic is represented by a controlled sources circuit,
where a voltage-controlled source bridges SoC to OCV.
OCV is a common tool for supporting other methods. For example, in [45] a discontinuous
discharging method to establish OCV–SoC characterization is used to calculate the internal resistance
of the model battery and, in combination with an ECM and an extended Kalman observer, estimates
the SoC. In [46,47], it is also used for determining the parameters of an ECM of a cell. The curve is used
as part of the circuit model in [48–50] to consider the hysteresis phenomenon, which shows a difference
in the equilibrium OCV between the charge and discharge processes of batteries.
4.1.3. Impedance Measurement-Based Estimation
An impedance measurement system is obtained from sinusoidal excitations at different excitation
frequencies in which both voltage and current are recorded, and their complex quotient is computed as
the cell impedance. The impedance spectroscopy of a battery cell can be approximated with two circles
on the Nyquist plane [51]. In recent years, methods based on electrochemical impedance spectroscopy
(EIS) have found application for accurate analysis of occurring electrochemical processes and diagnosis
of LiBs, as the cell chemistry has a strong effect on the curve of the impedance spectrum [52,53].
An experimental lifetime model that can predict the internal resistance increase at various temperatures
and SoC levels was developed and parameterized in [54].
In [52] the battery model is established using a simple ECM whose parameters are determined by
the impedance measured data, presented as a Nyquist plot. The measured impedance (at frequencies
between 100 mHz and 100 Khz) is decomposed with the help of a phase angle in a real part (x axis)
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and an imaginary part (y axis), which are plotted against each other. Once the parameters of the
model are known, the SoC can be estimated. A similar process is developed in [55] for finding the
internal resistance growth model of the LiB cell. As this method needs a sinusoidal source, it is not
suitable for online applications. The research developed in [56] uses an approach of the EIS for the
online estimation of a LiB by decomposing the impulse signal used for getting the impulse response
of the circuit model into the corresponding Fourier series factors. With this different frequencies
sinusoidal signal, an online spectral analysis is made to obtain the impedance. The works presented
in [57,58] introduce an EIS approach where the Nyquist plot impedance spectra is divided into high,
mid, and low frequency sections. This division allows us to simplify the ECM parameter estimation
and then, by using OCV correction and a fractional Kalman filter, estimate SoC.
4.2. Indirect Methods
These methods propose connecting the measured battery signals (voltage, current, and temperature)
with the battery SoC employing a battery model. A high-fidelity battery model is required to capture
the characteristics of the real-life battery and predict its behavior under a wide variety of conditions.
In a BMS algorithm, using the signals as model inputs, the model can be used to calculate the SoC and
other states of the battery.
4.2.1. Model-Based Estimation Methods
Model-based estimation techniques have become more common as they surmount the
disadvantages of the direct estimation methods. Model-based methods deploy a battery model
with advanced algorithms to estimate the states of a battery from its measured parameters such
as voltage, current, and temperature. Although there are different approaches presented in the
literature for estimating SoC directly using a battery model, this section just reviews electrical and
electrochemical models because they are the base for most of the other methods of battery modeling.
For example, the model technique displayed in [59] presents the so-called fractional order impedance
model, which is inferred by mixing EIS technique and a first-order equivalent circuit model that will
be described in the following. To estimate the SoC of a LiB, [59] deduces a fractional order Kalman
filter and establishes a battery model that cannot be classified into the next two categories, but it is
based on the two techniques presented here.
(1) Electrical Circuit Model-Based Estimation (ECM)
There are three different ECMs of a LiB widely adopted because of their excellent dynamic
performance, described in [36]. The first is known as the Thevenin model and is a first-order RC
model that consists of a nonlinear voltage source VOCV as a function of SoC, a capacitor to model
polarization capacitance and diffusion effects within the battery, CP1, a diffusion resistance, RP1,
an internal resistance, Rt, a charge/discharge current, Ib, and a battery terminal voltage, Vt. The second
model adds a capacitor in series with the voltage source VOCV to characterize the capacity of store
charge of the battery and to describe the changes in the OCV over time. This review calls this second
model the first-order ECM. Similarly, the third one is obtained by adding in series an RC network
(a parallel RP2/CP2) to simulate concentration and electrochemical polarizations. This review calls this
model the second-order ECM. Figure 5 shows the second-order ECM.
An increase in the number of parallel RC networks can enhance the accuracy of dynamic battery
response prediction. However, the coupling of SoC and time constants with cycle number and
temperature leads to high prediction errors for estimating the SoC [60]. In [36], the discretization
equations of each of the three mentioned models are presented and used in combination with
an extended Kalman filter (EKF) and the CC estimation method to estimate the SoC. Wang et al. in [36]
show that the second-order ECM is the most accurate and has the best dynamic performance, but is
also the most complex of these three models. The work presented in [61] makes a comparison between
continuous-time and discrete-time equations of the second-order ECM and concludes that discrete-time
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identification methods are less robust due to undesired sensitivity issues in transformation of discrete
domain parameters. The parameters of the second-order ECM can be calculated with different datasets
depending on the scenario where the model is going to be used, like in [62].
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Figure 5. Second-order ECM.
By employing a simple ECM, like the Thevenin ECM, the SoC can be directly calculated by the
transformation of the model equations [38,63–65]. The advantage of this approach is its simplicity,
which enables easy implementation on a low-cost target microcontroller. In [5], The Thevenin model
and second-order ECM were used for SoC estimation and compared with three other enhanced ECMs.
The difference between these models is the way the SoC equations are calculated. In this approach,
the equation model considers an SoCsurf based on electrochemical analysis rather than the average
SoC (Equation (5)), to reflect the real-time particle surface concentration. This approach shows better
performance in a low SoC range compared with the one that uses the average SoC for the ECM.
A fourth typical ECM originally proposed in [66] is presented in [6]. This model is quite
accurate and could significantly increase the battery’s nonlinear dynamic behavior identification.
The model is shown in Figure 6. The OCV–SoC behavior of the battery is modeled by a self-discharge
resistance Rd, a battery storage capacitor CC, and a current-dependent current source. Likewise,
the voltage–current characteristics are modeled as a second-order ECM but replacing the voltage source
with a voltage-dependent voltage source to relate SoC to OCV. This ECM and the voltage–current
dynamic mathematical equations are presented in [6], where VP1 and VP2 are the state variables,
Ib is the input, and Vt is the output. In [10], by using this ECM, a procedure is developed that
performs a real-time comparison between measured and calculated values of the battery voltage,
while a PI-based observer is used to provide the SoC actual values. The second-order model has also
been used in [60] for predicting SoC over a complete drive cycle in EV applications, but it uses a three
time-constant model for modeling the transient behavior of the terminal voltage. For this reason,
it uses a third RC network in series with the existing two. This ECM has been used as a part of the
electrochemical model presented in [67].
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Figure 6. Source-dependent ECM.
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In practical, all the parameterization values of the resistances and capacitors depend on the
particular operating point of the battery, so they are vary with time, temperature, power demand, SoC,
and SoH. In the four mentioned models, the battery SoC is directly incorporated into the model using
its relationship with the battery OCV. If the scope of the model is to simulate dynamics slower than
1 s, it is possible to use an ECM like the described Thevenin model [51]. A possible variation is not to
incorporate the battery SoC in the equations, but to estimate the battery OCV using the model and
then use another technique to estimate the SoC from the OCV, like the approach presented in [68,69].
In [68] an improved Thevenin model that includes the hysteresis phenomenon in its equations is used
for obtaining the voltage of the cell and then, by using Equation (5) and a multiple model Kalman filter
(KF) in one case, and an autovariance least squares technique in the other, estimates the SoC. In [70],
a Thevenin ECM is used to obtain the OCV and then, a linear fitting of a portion of the OCV–SoC curve
is used to obtain the SoC. A similar process is followed in [71] to obtain the SoC, but this approach
uses a simple ECM that considers just a voltage source and an internal resistance.
SoC estimation methods mix the second-order ECM of a LiB with other techniques such as
an improved KF, like in [72,73], or with a kinetic model capable of predicting the circuit characteristics
and the nonlinear effects under dynamic loads accurately, like in [74,75] (in these approaches,
SoC estimation is replaced with the state of energy, SoE, calculation). However, it was not used
in SoC estimation directly; the second-order ECM is coupled with a thermal model by heat generation
equations in [76]. As this model gives accurate predictions of the temperature distribution through the
cell surface and the voltage behavior under various operating conditions, it could be used in enhanced
SoC estimation procedures.
By using second-order ECM plus an EKF and Equation (5), the approach presented in [7] can
estimate the SoC and shows that it does not rely on the initial SoC and is immune to parameter
errors. The approach displayed in [77] uses the second-order ECM presented in [7] to obtain the
voltage circuit using the SoC and current as inputs. Then, another partial least squares battery-based
model is used to estimate the same circuit voltage. Both calculations are compared with the terminal
voltage of reference and the algorithm selects the model whose output has the minimum difference
compared to the measured terminal voltage. This algorithm uses model free adaptive control to
calculate ΔI, utilizing the terminal voltage errors; with this enhanced value, the algorithm calculates
the SoC correction. Despite the mixed algorithm making the estimation process simple and effective,
it increases the computational burden and the fusion mechanism, and the proposed methods with
limited samples under various conditions still need further research [77]. In [78] a second-order ECM
equation whose parameters are dependent on SoC, or deep of discharge (DoD), charging or discharge
rate, and temperature, is used to estimate the SoC, and three different optimization techniques are
used to estimate the parameters of the ECM and the feasibility of these techniques are evaluated by
the accuracy of the predicted model and the rate of convergence in prediction.
Another ECM different than the conventional four mentioned is presented in [79]. In this
approach, the architecture and components of the proposed circuit model capture the diffusion
characteristics and the resulting overpotential by way of segment-wise diffusion modeling and based
on the chemical mass transport mechanism. An approach that considers a second-order ECM as a base
to add a thermal generation and thermal transfer equations is presented in [80] for real-time SoC
estimation. In [80], electrical and thermal equations are coupled into a single model, and then an EKF
is used for SoC estimation.
(2) Electrochemical Model-Based Estimation (EChM)
Electrochemical models (EChMs) use the equations that describe physicochemical phenomena
like diffusion, intercalation, and electrochemical kinetics occurring in a battery. The definition of these
equations involves a specialized knowledge of electrochemistry, hence their exploitation in the field
of electrical and electronics engineering is not common. These models are typically computationally
challenging owing to a system of coupled time-varying partial differential equations. They are known
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to be computationally prohibitive, and thus their employment in BMS is hard. For example, a simple
EChM like that presented in [81] involves six nonlinear partial differential equations that need
a numerical solution. This complexity not only prevents the implementation of monitoring algorithms
on low-cost target microcontrollers but also reduces the number of model parameters that can be
adapted on-line to the present states of the battery [82]. For this reason, such models are best suited for
optimization of the physical and material design aspects of internal electrodes and electrolytes [60].
The review presented in [83] is a brief updated literature revision of approaches using electrochemical
models to estimate different states in batteries.
Several publications propose EChMs that could be used for SoC and other battery states estimation
but do not present the SoC estimation process [67,83–87]. For example, [84] presents the full equation
descriptions and model algorithm of an EChM based on the absolute nodal coordinate formulation
approach, and also a brief model order reduction techniques review for EChMs. Most methods that
use EChMs develop reduced-order models and use an estimator. The work developed in [88] fully
describes a reduced order EChM. The model reduction and observer design process are intimately
intertwined; simpler models ease estimation design at the expense of fidelity. Moura et al. in [83]
present a state estimation scheme for a reduced EChM by deriving a single-particle model (SPM) with
electrolyte. Tran et al. in [87] present equations of a three-parameter SPM and their Matlab simulation.
The approaches presented in [89–92] specifically develop EChMs for SoC estimation. Zou et al.
in [89] propose a model composed of four submodels that capture the electrochemical, thermal,
electrical, and aging dynamics in a set of partial differential equations. As one of the outputs of
the full model is the SoC, it can be directly estimated by solving the system equations. Barlett et
al. in [90] present a reduced-order electrochemical model for different Li ion chemistries that are
used in dual-nonlinear observers (KF, fixed interval Kalman smoother and particle filter), to estimate
the cell SoC and loss of cyclable lithium over time. The research presented in [91] described an
EChM where a set of discretized equations are used to estimate the SoC directly, and then SoC is
compared with an approach where the EChM is written as a linearly spatially interconnected system.
Here, by exploiting the resulting semi-separable structure, the method uses an EKF to optimize the
calculations for the SoC estimation. The technique presented in [88] introduces EChM parameters
estimation by a noninvasive optimization strategy at any state of battery life. This technique is used
in [92] for SoC estimation.
The advantage of EChMs is that they inherently include the dependence of the battery behavior on
SoC and temperature, while electrical models must store their parameters as look-up tables for various
SoC and temperature combinations. The disadvantage of EChMs is their high complexity. As has
been stated, the parameter values of a battery model vary with temperature, so SoC estimation values
directly depend on battery thermal behavior. Excessive temperature can greatly accelerate the battery
aging process, and even cause a fire or explosion in the battery pack in severe cases. On the other hand,
the battery electrical properties, such as usable capacity, internal resistance, and power delivery ability,
all depend on the battery’s internal temperature [80]. The battery’s internal temperature can reach
critical a lot quicker than the surface temperature. Thus, the surface temperature measurement alone
might be not sufficient to ensure safe battery operation. This is why, for enhanced security and more
accurate SoC estimation, the parameter values of the ECMs should be continually updated. This can
be achieved with the adaptive methods described below. In EChMs, since they include temperature as
one of their variables, this may not be necessary.
Most of the battery degradation literature consists of empirical-based studies with results extracted
from experimental tests in laboratories [93]. Ahmadian et al. in [93] present the most prominent
degradation models and the effects of degradation factors on LiBs’ performance. Bashash et al. in [94]
state that there is an exponential relation between calendar aging and SoC. This relationship shows
that battery internal resistance increases as SoC increases. Thus, battery degradation increases if it
is kept at high SoCs. Also, the average SoC maintained during battery cycling has an influence on
the degradation rate, and a higher average SoC leads to faster degradation [93]. So, storing a battery
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at full charge may be considered misuse. As the aging of batteries is reflected directly in the model
parameters, the parameter values of the models should be continually updated, and the adaptive SoC
methods described below can be used try to reach this condition.
4.2.2. Adaptive Filter-Based Estimation Methods
Adaptive techniques combine the direct and model-based methods, and are adaptive and
self-designing systems that can automatically adjust to changing systems. Adaptive systems usually
use feedback to change the current output according to the varying input [13].
(1) Kalman Filter-Based Estimation
KF theory can be applied by viewing each cell in the battery pack as a dynamic system whose
inputs include the current and temperature of the cell and whose output is the terminal voltage.
The way KF is used for SoC estimation is based on the explanation of the technique in [95]. As the
parameters of Equations (1) and (2) depend on the cell model used, the idea is to include the desired
unknown quantities into state vector xk and the KF will automatically compute the best estimate
of its present values. In this case, SoC has to be included as a state in the vector xk. For deriving
the filter equations, wk and vk are assumed to be mutually uncorrelated white Gaussian random
processes, with zero mean and covariance matrices Σw Σv with known values E[wnwTk ] =
{
Σw n = k
0 n = k ;
and E[vnvTk ] =
{
Σv n = k
0 n = k .
E[·] is the statistical expectation operator, and T is the matrix transpose. The KF problem is then:
Use the observed data {u0, u1, . . . , uk} and {y0, y1, . . . , yk} to find the minimum mean squared error
while at the same time estimating x̂k of the state xk. So, with wk and vk, and an observable system
modeled, solve: x̂k = arg min E[(xk − x̂)T(xk − x̂)|u0, u1, . . . , uk, y0, y1, . . . , yk] ; with x̂ ∈ Rn.
KF gives a set of computationally efficient recursive relationships that involve both an estimate of
the state itself, and also the covariance matrix Σx̃,k = E[x̃k x̃Tk ] of the state estimate error x̃k = xk − x̂k.
A covariance matrix of the error, Σx̃,k, with large singular values indicates a high level of uncertainty
in the state estimate, and one with small singular values indicates confidence in the estimate. The KF
algorithm is depicted in Figure 7. The algorithm is initialized with the best available information on the
state and error covariance: x̂+0 = E[x0]; Σ
+
x̃,0 = E[(x0 − x̂+0 )(x0 − x̂+0 )
T
]. Usually these quantities are
not known, so initialization can be performed in an ad hoc manner, and the KF will quickly converge
to the actual values as it runs. Later, the KF repeatedly performs two steps at each measurement
interval: (1) It predicts the value of the present state, system output, and error covariance: x̂k, ŷk, Σ−x̃,k,
respectively. These values are predicted by propagating the system input through the system model
dynamics (Equation (2)), assuming the expected process noise wk of zero: x̂−k = Ak−1 x̂
+
k−1 + Bk−1uk−1;
Σ−x̃,k = Ak−1Σ
+
x̃,k−1 A
T
k−1 + Σw; and ŷk = Ckx̂
−
k + Dkuk; (2) Using a measurement of the physical system
output, it corrects the state estimate and error covariance to x̂+k and Σ
+
x̃,k: x̂
+
k = x̂
−
k + Lk[yk − ŷk].
It can be seen in these equations that the error between the output measurement yk and the output
estimation ŷk is weighted by Kalman gain vector Lk, which is defined as Lk = Σ−x̃,kC
T
k [CkΣ
−
x̃,kC
T
k + Σv]
−1.
The covariance correction step is Σ+x̃,k = (I − LkCk)Σ−x̃,k. The covariance matrix indicates the uncertainty
of the state estimate, and it always decreases due to the new information provided by the measurement.
The uncertainty value of SoC is reduced by the KF algorithm because the recursive equations are
repeatedly evaluated during system operation [96].
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Figure 7. Kalman filter iteration diagram.
Recently, the EKF has attracted increasing attention and become one of the most commonly
used methods to estimate the battery SoC even when the initial SoC is unknown [97]. KF is the
optimum state estimator for linear systems. If the system is nonlinear, a linearization process can
be used at every time step to approximate the nonlinear system with a linear time varying (LTV)
system. This LTV system is then utilized in the KF, resulting in an EKF on the real nonlinear system.
Using a nonlinear model such as that presented in Equations (3) and (4), and taking into account
the same considerations for wk and vk, at each time step, f (xk, uk) and g(xk, uk) are linearized by
a first-order Taylor-series expansion. Assuming that f (xk, uk) and g(xk, uk) are differentiable at
all operating points (xk, uk): f (xk, uk) ≈ f (x̂k, uk) + ∂ f (xk ,uk)∂xk
∣∣∣
xk=x̂k
(xk − x̂k); g(xk, uk) ≈ g(x̂k, uk) +
∂g(xk ,uk)
∂xk
∣∣∣
xk=x̂k
(xk − x̂k). Combining these two equations with Equations (3) and (4), the linearized
equations that describe the real system state as a function of itself (known inputs uk and x̂k,
and the unmeasurable noise inputs wk and vk), we have: xk+1 ≈ Âkxk + f (x̂k, uk) − Âk x̂k + wk;
yk ≈ Ĉkxk + g(x̂k, uk) − Ĉk x̂k + vk., where Âk = ∂ f (xk ,uk)∂xk
∣∣∣
xk=x̂
+
k
, Ĉk =
∂g(xk ,uk)
∂xk
∣∣∣
xk=x̂
−
k
. With this
linearization, the EKF iterative algorithm is similar to that presented for the KF and is described in
Figure 8.
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Figure 8. Extended Kalman filter iteration diagram.
The linearization process made in EKF uses the first- or second-order terms of the Taylor
series expansion to approximate a nonlinear model, which degrades the SOC estimation accuracy.
To overcome this, instead of local linearization, the unscented Kalman filter (UKF) captures the
statistical distribution characteristics of a nonlinear system according to a series of sigma points [98].
The UKF based on unscented transform not only does not require the calculation of a Jacobian matrix
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but has a higher order of accuracy in the noise statistics estimation than the EKF, such as the mean
and error covariance of the state vector of the battery system [97]. Figure 9 shows the UKF algorithm.
The sigma points and weighted coefficients calculations, as well as the covariance matrix of the error
factors included in the Kalman gain, can be seen in [98,99].
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Figure 9. Unscented Kalman filter iteration diagram.
In [100] a KF is introduced to extract an OCV value in a noisy environment, and then to estimate
SoC based on the OCV–SoC mapping. As the KF has the observability of the system as a requirement,
a virtual-measurement-based method can be implemented to account for a local loss of observability,
like is presented in [91]. This approach uses the iterative process of the KF described in Figure 8 for
estimating not only SoC but also other battery parameters, like the KF implemented in [96] estimates
both SoC and SoH. It is common to find a combination of CC or OCV methods with the KF method to
estimate SoC value, as is presented in [58,101].
Some good examples of how to apply and run an EKF algorithm (as depicted in Figure 9) for
SoC estimation are presented in [7,21,91,102]. Due to the electrochemical and thermal models of the
batteries being highly nonlinear, EKF is used for estimating its parameters, followed by SoC [45,80,90].
The EKF method is also used in combination with CC and/or OCV, as proposed in [11,45,50,103].
The works presented in [47,68,104] use a multiple model approach that uses a bank of EKFs to estimate
the SoC of the battery. Each filter represents a particular operational condition of the battery, and is used
to enhance the accuracy of the SoC EKF estimation by accounting for the unknown measurement noise
covariance. Additionally, any errors in the model can also be compensated for by an increase in the
measurement noise covariance. The state estimate is provided through a sum of each filter’s estimate
weighted by the likelihood of the unknown elements conditioned on the measurement sequence.
KF and EKF work well when the system model and noise statistics are known a priori.
Wrong assumptions or changes during operation may lead to a degradation of filter estimates.
Fleischer et al. in [8] implement an REKF, which is more robust to uncertainties in the system equation,
in the measurement equation, and in the noise covariances. It also provides the estimation error bounds
dynamically. This approach uses the same algorithm depicted in Figure 8 but adds a tuning parameter
that guarantees that the relation between process/measurement noise and estimation error is lower
than this parameter value. Fleischer et al. in [8] use a state space linear circuit model where the output
is the OCV, and the SoC is one of the state variables. An improvement to the measurement noise due
to a harsh electromagnetic environment, like the present in EVs, is to add a wavelet transform matrix
(WTM) that can analyze and denoise the nonstationary current and voltage signals. Zhang et al. in [9]
developed a SoC estimation approach that uses this improvement in the measurement noise treatment
and, by correcting the covariance matrix error in the depicted EKF, builds an adaptive EKF (AEKF)
that can reduce the estimation error when the measurements are passed through WTM.
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Another common improvement to the KF algorithm for finding SoC is UKF, which is used
in [97,105]. In [105], the equations of an ECM with two RC branches are written in the form of
Equations (4) and (5). Here, an adaptive adjustment of the noise covariances is implemented using
a technique of covariance matching to estimate the noise statistics in this iterative process adaptively;
see the estimation process presented in Figure. It allows for obtaining better accuracy both in battery
model parameters estimation and in the battery SoC estimation. This method is known as adaptive
UKF (AUKF) and is employed here for online model parameter identification of the ECM at each
sampling time. Subsequently, based on the updated model parameters, SoC estimation is conducted
using the AUKF method. Since the temperature variation affects the performance of the battery, it is
important to compensate for temperature effects to improve the model’s predictive capability and SoC
estimation. UKF is implemented in [98] to estimate SoC using a modification of ECM (a resistance and
a capacitor correction factor), to include the impact of different current rates and SoC on the battery
internal resistance, and the impact of different temperatures and current rates on the battery capacity.
To deal with the variation of battery parameters due to temperature changes [106,107], we propose
a SoC estimation approach and online parameter updating using a dual square root UKF based on unit
spherical unscented transform. A relatively simple modification to the depicted UKF is the double
UKF algorithm used in [72]. It introduces the use of two UKF filters that work together to calculate the
real value of SoC and ohmic resistance to obtain a final SoH value.
(2) Recursive Least Squares-Based Estimation (RLS)
The least squares method calculates system parameter values that minimize the least squares error
between the measured output signal and the estimated output signal by assuming that the system
is disturbed by white noise. The recursive least squares (RLS) method is used in adaptive filters to
find the filter coefficients that allow for obtaining the minimum square of the error signal (defined as
the difference between the desired signal and the signal produced at the output of the filter). The RLS
algorithm makes this process recursively and updates its estimated parameter values by incorporating
new information from every sampling time. RLS with a single fixed forgetting factor is a parameter
identification method that is described in Figure 10. In this figure, ek is the output estimation error,
Pk is the covariance matrix of the parameter estimates, λ is the forgetting factor, and Kk is the RLS gain.
The forgetting factor allows the algorithm to tune its parameters to a time-varying system. The tuning
speed depends on the asymptotic memory length N, which means that information is forgotten with
a time constant of N sample intervals [108]: λ = 1− 1N . When all information is preserved, the memory
length N = ∞, which means λ = 1. When information dies away with a time constant of one sampling
interval, the forgetting factor becomes 0.
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Figure 10. Recursive least squares algorithm.
The approach presented in [109], seeking to solve the problems related to model accuracy,
sensor precision, data saturation, and heavy computation in the EKF-based methods [110], uses the
RLS method to improve an adaptive EKF to estimate online the SoC and the battery model parameters.
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Also, a RLS for estimating the circuit parameters was used in [111,112]. A RLS filter is employed
in [112] to dynamically estimate in real time the parameters of a Thevenin ECM. Next, the model
parameters are used to estimate the battery’s OCV and hence its SoC via the fading KF. Shen et al.
in [111] use a single forgetting factor RLS like that presented in Figure to obtain the second-order
ECM parameters and an EKF for the final SoC estimation procedure. Rozaqi and Rijanto in [108]
present multiple fixed forgetting factors RLS, where OCV and internal resistance of a Thevenin ECM
are used as the main parameters to be estimated by the algorithm, and then to estimate SoC. Lotfi et al.
in [82] use an observer-based reduced-order EChM to estimate SoC by using an RLS with exponential
forgetting parameter identification routine to compensate for the reduced-order model uncertainties.
In [82], an RLS algorithm was coupled with a Luenberger-like observer for the estimation of the states
of the model.
(3) H Infinity-Based Estimation (H∞)
H infinity (H∞) theory is a powerful tool to restrict the effect of exogenous disturbances on output.
The H∞-based method is to guarantee that the norm from the system and measurement noises to the
SoC estimation error are less than a given attenuation level, which can still ensure SoC estimation
accuracy in the worst cases [113]. The H∞ filter is robust in the presence of parameter uncertainties
and modeling errors [114], and its general procedure is displayed in Figure 11.
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Figure 11. H-infinity filter algorithm.
In Figure, θk is the state vector of the model, yk is the output, and zk represents the SoC. P is the
covariance matrix, δ is the constraint boundary, and S is a user-defined positive definite matrix that
will affect the gain matrix. Also L is a user-defined matrix. Q and R are the covariances of the process
noise wk and measurement noise vk, respectively. Xiong et al. in [114] present a time-saving method to
obtain the OCV–SoC relationship through any existing current and voltage measurements by using the
H∞ filter in the absence of the time-intensive OCV test. Here, the parameters and OCV of a Thevenin
ECM are obtained by using the procedure depicted in Figure, and OCV–SoC relationships are extracted
from standardized characterization tests. Then, the method obtains the SoC using another H∞ filter
and considering a linearized state space model like that depicted in Figure 2, and establishing the
relationship zs,k = Ls,kxk.
In the SoC estimation process, the variation of the model parameter under different aging levels
and operation conditions is a critical issue that is addressed by using a dual H∞ filter in [115].
This strategy uses a first H∞ filter to overcome the drawback of its sensitivity to their initial noise
information, and the second part of the filter is an adaptive H∞ filter that employs a covariance
matching approach to estimate SoC. H∞ provides the most consistent estimates concerning different
uncertainties, compared with EKF and UKF [116]. However, the variability of the estimation errors is
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larger for batteries with a strong correlation between SoC and OCV. Fridholm et al. in [116] describe
the H∞ technique by using a Thevenin ECM in two different battery chemistries. Yu et al. in [117] use
the H∞ procedure to trace the parameters online according to the working conditions, and utilizes an
UKF for the final SoC estimation. The strategy presented in [118] displays the H∞ technique at both
cell and pack levels. Lin et al. in [119] propose a multi-model probability fusion SoC estimation using
H-infinity algorithm. Here, the H∞ technique is employed to develop online SoC estimators for the
Thevenin, second-, and third-order ECMs. Another battery model like the electromotive force model
presented in [113] is used, combined with the H∞ algorithm, to estimate SoC.
4.2.3. Adaptive Artificial-Intelligence-Based Techniques Estimation
A short (13 references) review of adaptive techniques including the KF, Artificial Neural Networks
(ANNs), and Fuzzy Logic (FL) systems was presented [13].
(1) Fuzzy-Logic-Based Estimation (FL)
FL is a problem-solving methodology that simplifies all the noisy, vague, ambiguous, and imprecise
input data by using objective rules to find the real value of the input. The operating principle of a FL
technique can be structured into four simple stages [13]: (1) Fuzzification: in this stage the measured
system values are converted into linguistic fuzzy sets, and classified into membership functions.
Fuzzy sets specify the degree of belonging to each logical set; (2) Fuzzy rule base: a fuzzy rule
base is designed using professional experience and system operating method; (3) Inference Engine:
through this stage all the fuzzy rules are transformed into fuzzy linguistic outputs; (4) Defuzzification:
translates the linguistic fuzzy rules into analog output values.
FL systems can generalize any system using cycle number estimation because in some of the
battery tests it will be easier to describe the state of the battery (High, Low) rather than getting a precise
number. The approach presented in [120] uses a fuzzy rule-based system to compute the nonlinear
gain of a KF that estimates SoC, and a Genetic Algorithm (GA) is used to evolve the definition of the
rule base. In [121] a Thevenin ECM in a weighted combination with the CC method is adopted by the
fuzzy logic control scheme to obtain a static SoC estimation. Then the dynamic battery SoC is precisely
estimated on the basis of static SoC using an ANN.
Fuzzy technique can be used to model a battery with high accuracy and consider the degradation
process in the model [122]. This model could be used for other approaches to the SoC estimation
process or to improve the performance of other SoC estimation techniques like in [123], which presents
an improved fuzzy adaptive KF method, or like in [102], where a fuzzy controller is applied to online
adjust the measurement noise variance. Cheng et al. in [102] designed a fuzzy self-adjusting controller
where, according to fuzzy inference rules, the error covariance matrix elements of KF are adjusted
online and in real time for every step of the KF iterations. In [124], the polarization resistance of the
battery model is modeled using fuzzy rules that are a function of both SoC and the current. Despite the
fact that this approach does not directly use the FL technique for the SoC estimation process, the model
presented can be adapted to this task. Similarly, [125] uses FL by fuzzy self-tuning algorithms to
update the model parameters of a second-order ECM that is used with an adaptive UKF to obtain
SoC values. Hametner and Jakubek in [126] present a SoC estimation technique based on a purely
data-driven model and a nonlinear fuzzy observer that uses KF theory for each local linear state space
model. Then, the technique uses linear combinations of the local filters to derive a global filter and
estimate SoC.
A dew publications directly calculate SoC from FL [127,128]. Zheng et al. in [128] estimate SoC
and cell capacities by comparing cell voltages at the beginning and end of charging. This approach calls
the technique the “FL Dissipative Cell Equalization” algorithm. Sheng and Xiao in [127] use a least
squares support vector machine by applying fuzzy inference and nonlinear correlation measurement.
This allows an improvement in the SoC estimation process due to the effects of the samples with low
confidence being reduced.
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(2) Artificial Neural Networks-Based Estimation (ANN)
ANN relies on an input layer and output layer consisting of neurons that contain system-specific
normalized input and output information. The mathematical junction between the input and the
output layer is realized by a hidden layer and its neurons, where the neurons are interconnected as
in Figure 12. Every neuron except the inputs consist of a sum of the products of the output Opred of
the neurons in the predecessor layer and a particular weight Wpred,actual between the neurons of the
predecessor and the actual layer [129]: ϕactual = ∑
l
i=1 (Opred ∗ Wpred,actual). Those cumulated outputs
and weights ϕactual are arguments for a sigmoidal activation function sig(ϕactual) to determine an
output Oactual for every neuron in the actual layer: Oactual = sig(ϕactual) =
1
1+e−ϕactual . Those outputs are
further distributed to the successor neurons in the next layer, whether a hidden or an output layer.
X1
X2
Xn
y1
ym
Expected 
Output
Expected 
Output +-
+-
Weight Adjustment 
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Error 1
Error m
Figure 12. Topology structure of ANN model.
There are two basic architectures of ANNs: feed-forward networks and feedback (recurrent)
networks. Meanwhile, there are three main training scenarios for ANNs: supervised, unsupervised,
and hybrid. A feed-forward neural network (FFNN) has no feedback and the input signals propagate
through the network forward from the input layer to output layer. In the back propagation neural
network model (BPNN) feedback and learning take place during the propagation of input patterns
from the input neurons to the output neurons. The outputs are compared with the desired target
values, and error is produced. Then the weights are adapted to minimize the error. The initial values
of weights are assumed to be zero, and the weight between the actual neuron and the output of
the predecessor neuron is defined as Wpred,actual . The weight adaptation equation is given by [130]:
Wpre,act(tn) = Wpre,ac(tn−1)− αE(tn)Wpre,ac(tn−1)ΔWpre,ac(tn−1), where 0 < α < 1; E =
1
2 ∗ ∑ (yi − Oactual)2;
i = 1 . . . n; and yi is the expected output.
In [129] a BPNN was used for the SoC determination based on frequency domain data. Here,
the real and imaginary parts of the measured impedance, plus the frequency of each measurement are
used as X1, X2, and X3 inputs of a three-input BPNN like that presented in Figure. The corresponding
output layer provides with its neurons the dedicated SoC classes {ci} corresponding to the SoC
specific impedance spectra. The neuron with the determined SoC will remain after execution with the
binary value one, and all the others will remain with the value zero. Two different architectures of
BPNN are used for calculating SoC in [131]. Unlike these traditional BPNNs, [132] does not take into
account the equivalent inner resistance of the battery and makes a single improvement to the weight
adjustment algorithm of its BPNN that can significantly reduce the SoC estimation error. In [133]
a simple radial basis ANN is used just to identify the ECM parameters and then, using SoC as one
of the state-space variables and employing EKF, SoC is estimated. In [133] the inputs of the ANN
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are SoC and the current and voltage measured, and the output is the OCV. A similar strategy is
used in [43,134–136], where, after modeling the battery system by an ANN model and a state space
model as presented in Section 3, SoC is calculated using a dual EKF or other adaptive filter-based
estimator. Wang et al. in [137] use a four-input, one-output BPNN. Its only output is SoC estimation
in an EV. The four inputs are the current at times [k] and [k − 1], and the voltage at times [k] and
[k − 1]. This method uses an extensive dataset of charging and discharging experimental LiB voltage
and current, obtained at different standardized driving conditions, and trains the network offline.
The approach reports that the inclusion of previous time points allows the ANN to better understand
the relation of current and voltage drops to SoC. Other approaches can estimate online the battery
SoC directly from an ANN [6,138–142]. In [138] the inputs for a topology like in Figure are separated
depending on the behaviors of a battery while charging, idling, and discharging. Yan and Wang
in [142] utilize a simple two-input, one-output, and one hidden layer BPNN structure. Yan and Wang
in [142] used as inputs the current and terminal voltage of the battery, and SoC as the output variable.
The main disadvantage of ANN is that it needs more neurons to increase the accuracy, which limits
its implementation in real-life models. In addition, each ANN needs to be trained before it can be used
and numerous iterations may be required to train it. For this reason, the trained ANN can be used
for only one specific application. For example, in a HEV, the input conditions are always changing
and simulating these inputs will be hard. On the other hand, ANN is not effective in extrapolation,
which limits its ability to calculate the remaining charge time of a battery [13].
(3) Fuzzy-Based Neural Network Estimation
In general, two types of fuzzy-based neural networks are used in the literature for the estimation
of SoC: the adaptive neuro-fuzzy inference system (ANFIS) and the local linear model tree [8]. In all
cases, direct open-loop SoC estimation is implemented. ANFIS combines the advantages of fuzzy
systems and adaptive networks in one hybrid intelligent paradigm. The flexibility and subjectivity
of fuzzy inference systems, when added to the optimization strength and learning capability of
adaptive networks, give ANFIS its remarkable power of modeling, approximation, nonlinear mapping,
and pattern recognition. ANFIS can be used to model cell characteristics [143], to online correct other
SoC estimation techniques for reaching high accuracy [144], or to directly obtain the SoC estimated
value [145].
An offline model for power systems applications using ANFIS is developed in [143] for SoC
estimation in LiBs. In this publication, based on the manufacturer data on LiBs, the ANFIS battery
model is trained offline and developed to yield the cell SoC at any given temperature and OCV within
the training range. The cell SoC is estimated while the battery is at rest, and the CC approach is
adopted at the cell level. The fact that the ANFIS model is based on the data supplied by manufacturer
makes this approach inefficient due to most of the manufacturers not supplying battery data. On the
other hand, to take into account the cell degradation, it is required to add a mechanism that guarantees
accurate SoC estimation over time. Dai et al. in [144] utilize a KF to estimate the SoC by using
a second-order ECM. Then, the ANFIS method is used to correct the SoC obtained by KF. Here,
the ANFIS technique is comprised of two steps: the first step is the acquirement of the fuzzy inference
system knowledge base based on ANFIS using the experimental data offline, and the next step is the
online correction of the pack’s SoC estimation results. Dai et al. in [144] present the elaboration of the
building, training, and optimizing of the ANFIS model. In [145] a Thevenin ECM is used to obtain the
OCV. This output voltage is used as an input of an ANFIS system whose output is the SoC. Despite the
tests being performed with a NiMH battery, they are applicable to other chemistries.
Another ANFIS application is presented in [8]. It uses a combination of several algorithms
to determine the battery state variables. In this approach, among other SoC boundary estimation
methods, a robust EKF is implemented for recalibration of the CC method. Then, the method uses
ANFIS to estimate the state of available power. Since ANFIS is known to suffer from the curse of
dimensionality, the large number of inputs is likely to hinder the estimation performance. Extensive
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experimentation is sometimes required to obtain the ANFIS training dataset [143]. The approach of
ANFIS estimation is basically the same as that of the direct SoC estimation using ANNs and, therefore,
has the same disadvantages.
(4) Genetic Algorithm-Based Estimation (GA)
Genetic Algorithm (GA) is an optimization technique where the variables of interest of the system
to be optimized are characterized in the form of strings called chromosomes. In SoC estimation
applications, the chromosome is a vector that has as elements the parameters of the battery model
used. SoC can be an element of this vector. The algorithm is initiated by creating a random set of
chromosomes in the search space followed by an iterative process of selection, crossover, and mutation
to find the optimal solution, as depicted in Figure 13. The stop criterion is defined by an objective
function that minimizes the error between the voltages defined in the chromosome and the actual
measured voltage. This criterion selects the best population in each iteration.
Generate initial population, 
maximum number of iterations, 
crossover probability and 
mutation probability
Satisfy stop 
criterion?
Apply selection in 
the population
Apply crossover in 
the population
Apply mutation in 
the populationSOLUTION
Figure 13. GA algorithm.
GA is used as an optimization technique to estimate different states of the battery. The approaches
presented in [59,146] use a GA to identify time constant and other parameters of the battery model
(fractional order and EIS-based model [59], and Thevenin ECM [146]). Despite these proposals utilizing
a UKF-based SoC and EKF-based SoC estimation, respectively, the model parameter estimation using
the GA is crucial, and accounts for the high accuracy of the methods. In [5], a classic GA was used
to identify the parameters of five different ECMs and, thus, estimate the SoC. In [78] a GA is used
as one of the optimization techniques to estimate the second-order ECM equation parameters that
are dependent on SoC, and so to estimate the SoC. The objective of this optimization process was
to find the values of polynomial coefficients of parameters equations, which produce a OCV–SoC
characteristic that best fits the characteristic curve obtained from the manufacturer’s battery data.
As the model fitness function is defined as the absolute of the difference between model output and
catalog values at each sample point, the absence of battery data supplied by the manufacturer may
cause this method to be unsuitable for many applications. Rozaqi and Rijanto in [108] apply a RLS
algorithm for battery SoC estimation by using a Thevenin ECM of a LiB. Here OCV and the internal
resistance are the parameters to be estimated, and the optimum values of RLS are determined using
a GA.
Several variations in GA applications for SoC estimation processes can be found in the literature.
One of them is just to use the algorithm to identify the initial SoC, like the procedure presented in [147].
This approach uses a Thevenin ECM, and SoC estimation is finally made by a modified OCV method.
Yan and Wang in [142] use a GA for optimizing the weights and thresholds of a one hidden layer
BPNN that has SoC as the only output. In [112], OCV is calculated based on a Thevenin ECM, and then,
by using it, SoC is estimated through a fading KF where the fading factors that optimize the KF are
calculated by the means of a GA.
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(5) Particle Swarm Optimization Algorithm-Based Estimation (PSO)
Particle swarm optimization (PSO) is a swarm intelligence-based meta-heuristic optimization
technique inspired by intelligent movement depicted by the population of different species.
The algorithm consists of a population of particles randomly initialized in the search space. Initially,
it produces a random population and then generates the next population based on an objective function.
In this process, the PSO algorithm is similar to GA, but PSO does not need reproduction or mutation
to produce the next generation. Thus, PSO is faster at finding solutions than GA [148]. The initiated
population works collectively through velocity: vt+1i = wv
t
i + c1.rand.(pbi − xti ) + c2.rand.(gb − xti );
and position: xt+1i = x
t
i + v
t+1
i ; to find the optimal solution [78]. In these equations, w is the inertia
weight factor, cj is an acceleration coefficient, rand is a random number between 0 and 1, vti is the
velocity of particle i at iteration t, and xti is the current position of particle i at iteration t. Each particle
moves iteratively in the solution space with movement depending on global best position (gb) of the
swarm and its personal best solution (pbi ).
In SoC estimation applications the process of iterative update of the position of the particles
is continued until the stop criterion is met, and this criterion is given by an objective function that
evaluates the relation OCV–SoC in a direct or indirect way like in [78,149], where a PSO method is
used to determine the unknown parameters of a second-order ECM to obtain the OCV. Then these
approaches estimate SoC using a lookup table. In [150], instead of a lookup table, the CC method
is used for estimating SoC. Ismail and Toha in [148] develop the same process but uses a Thevenin
ECM. Huachun et al. in [151] calculated the parameters of a Thevenin ECM using a PSO algorithm
and, by using a technique called second-order sliding mode observer, estimated SoC. The approach
presented in [152] uses the PSO algorithm to estimate the second-order ECM parameters, but SoC
is calculated using two different methods: EKF and the smooth variable structure filter (SVSF).
The approach presented in [153] uses a version of the second-order ECM where the voltage source
is replaced by a SoC-dependent capacitance and an RC parallel network is added as a third time
constant. The values of all intrinsic parameters of this ECM are estimated using a PSO algorithm,
and instead of assuming any predefined nonlinear relationships between intrinsic parameters and
SoC, the PSO algorithm takes the response of all intrinsic parameters, as well as SoC, into account
in the parameter estimation without treating SoC as an independent variable. Antón et al. in [154]
present a statistical learning technique for SoC estimation called multivariate adaptive regression
splines (MARS), whose optimal parameters are calculated using PSO.
4.2.4. Other Estimation Techniques
The methods presented abovecan suffer from one or several drawbacks like sensor drifts and
precision, modeling mismatches and lack of model accuracy, data saturation, heavy computation,
or specific input information requirements. These aspects are key factors that influence the accuracy
of the SoC estimation method, so the authors are still working on innovative proposals to overcome
those error sources in the SoC estimation process. Although some approaches do not fit into any of the
previously presented categories, it is important to list some of those new proposals in this review.
Statistical learning theory addresses the problem of finding a predictive function based on data.
The goal is to learn a general rule that maps input variables to outputs. In [154], the MARS statistical
learning method was applied to estimate the SoC of a high-capacity battery cell for a simple data
profile (constant-current constant-voltage charge, and constant-current discharge) and a limited range
of SoC. The fact that MARS parameters are difficult to estimate generates some limitations in the
technique. Another statistical approach is presented in [155], which uses a particle filter (PF) or
sequential Monte Carlo (SMC) method for SoC estimation of a LiB battery pack for an EV. SMC is
a set of genetic-type particle Monte Carlo methodology to solve filtering problems arising from signal
processing and Bayesian statistical inference. The filtering problem consists of estimating the internal
states in dynamical systems when partial observations are made; random perturbations are present in
the sensors as well as in the dynamical system. This proposal utilizes both Gaussian and non-Gaussian
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distributed noise models. PF utilizes particles (weighted random samples) to approximate the posterior
distribution sampled by the Monte Carlo method.
Afshari et al. in [152] use a second-order ECM and a smooth variable structure filter (SVSF) to
estimate the SoC. The SVSF benefits from the robustness of variable structure systems in which it is
guaranteed that the measurement error (innovation sequence) remains norm-bounded. The stability
and convergence of the SVSF method are proven in this publication. The filter is formulated in
a predictor–corrector form, and its corrective gain is designed to force the states to remain within
a subspace of true states. This paper shows that this filter is robust to a wider range of modeling
inaccuracies and parametric uncertainties. SVSF is implemented to alleviate the effects of different
factors on SoC estimation like inaccuracies in modeling a cell, deviations of a battery’s parameters
from their nominal values due to aging, unpredictable temperature variations, and measurement
and environmental noises. The publication states that the SVSF method is more robust to modeling
and for parametric uncertainties, and demonstrates the superiority of the SVSF over the EKF for SoC
estimation under uncertain conditions.
Huanchun et al. in [151] propose an approach based on second-order sliding mode observer
(SMO) for battery SoC estimation. The PSO technique is utilized to estimate the Thevenin ECM
parameters. The estimation technique has a robust tracking capability in SoC estimation with high
accuracy for both known and unknown initial SoC, and showed that SoC could be determined with
high accuracy based on only the measurements of the battery voltage and current.
Tang et al. in [110] present a multi-gain Luenberger-based (MGL) observer that is robust to
modeling inaccuracy and sensor drifts to estimate SoC. The gains of the observer are switched by
a classifier, which categorizes the errors between the real voltage measurement and model output into
different groups. Correspondingly, different observing strategies are designed for different groups for
better SoC estimation robustness and accuracy.
5. Technical Challenges in the SoC Estimation Process
The factors affecting battery SoC are many and complicated. Scholars have proposed many
methods to estimate SoC, but these still do not guarantee accuracy and practicability. There are two
overall challenges in this field: (1) To enhance the SoC estimation accuracy, robustness, and effectiveness
without increasing the complexity of the models and estimation procedures; (2) To simplify the
complexity of the estimation process, and therefore facilitate its implementation in low-cost hardware.
The solutions for the two challenges are closely related and cannot be disconnected from each other.
The goal is to find a trade-off in the SoC estimation procedures between accuracy and computational
complexity in compliance with the motto “simple is better.” To achieve this, it is necessary to propose
strategies to nullify or minimize sources of error in the SoC estimation methodologies.
In this review, the main SoC estimation error sources are: (1) Zero-mean sensing noise is inevitable
in practical cases for both current and voltage sensors; (2) Battery modeling error or inaccuracies in the
models; (3) The parameters that are assumed such as covariance and noise type, initial SoC, and search
spaces in optimization processes; (4) Other unknown error sources that may have been caused by
some unknown reasons or the combination of errors noted above. For example, the drifting of the
current sensor can cause a large SoC estimation error in the current integral method after a long period
of error accumulation; however, the influence is negligible when the time is short.
Now the two main mentioned challenges become more specific: To deal with the probabilistic
tendency to model the sensing noise with models closer to the real pehonomena; to find less complex
and more accurate battery models that include aging and thermal behavior; to define methodologies
to establish initial values; and to identify and characterize other possible error sources. The last three
can be solved by overcoming the drawbacks of the battery modeling by including the battery strong
nonlinearity, time-varying features, and temperature effects on the behavior. The principal concern
in the thermal control of LiBs is the considerable temperature rise that happens during charging and
discharging, which may cause thermal runaway. Therefore, understanding the discharge behavior
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of a lithium ion battery is very important as well as using correction factors in the models according
to temperature variations, or other approaches that guarantee the inclusion of thermal restrictions
and also variations of thermal and electric behaviors between cells within a battery pack. A fully
efficient battery model can quantitatively characterize battery nonlinearities such as open-circuit
voltage, internal resistance, and transient voltage response. Such a model enables designers to gain
a thorough understanding of battery behaviors under different operating situations and will allow
accurate battery performance prediction and the optimization not only of the safe control of the battery
but also the extension of its useful life thanks to the optimum management of all its capacity. This kind
of model would simplify and optimize the design of the BMS. The information contained in the current
i and voltage v variables are related to microscopic behavior within each battery cell, and they embrace
all the internal dynamics of a battery. This review proposes that at a given instant k, ik, and vk are
the result of the performance of all the internal chemistry of the battery under conditions such as
aging, temperature, hysteresis, self-discharge, rates of charge and discharge, and even noise present
in the battery as a system (except the noise of the DAQ systems). The challenge is to take these data,
extract the information, and build a system free from the constraints and limitations presented by
existing methods.
6. Conclusions
This paper critically reviews SoC estimation methodologies presented by scholars in the last
five years, presenting the fundamentals and main drawbacks of each method. The approaches that
have not been extensively used during recent years have not been cited here. From the review
of the different approaches, it can be concluded that the hardest part of obtaining a battery SoC
estimation is to build a model that reflects the reality inside the battery, including the impact of
temperature dependencies on internal resistance and capacity fading. It can also be concluded that the
accuracy of SoC estimation may be affected by factors such as modeling imperfections, parametric
uncertainties, sensor inaccuracies, and measurement noise. There are also some other factors that
affect the battery performance (and therefore, the estimation method), including self-discharging,
aging effects, imbalance between cells, capacity fade, and temperature effects. No matter the method,
there must always be a trade-off in battery modeling between accuracy and computational complexity.
The literature shows that the aging of LiBs is influenced by temperature, time, SoC, cycle number,
charge rate, and depth of discharge. Also, the SoC estimation accuracy is affected by the inclusion or not
of these parameters into the battery models. Those SoC estimation techniques that continuously update
the model parameters can address the aging phenomenon. The review shows that the temperature
makes model parameters vary. So the inclusion of thermal behavior in the model used for SoC
estimation is needed for better SoC estimation accuracy.
For real-time EV application, the model has to be as simple as possible, keeping the accuracy of SoC
estimation within a reasonable range. ECM is regarded as the most appropriate for online estimation
and, based on this type of model the adaptive filter-based and artificial-intelligence-based approaches
are presented to estimate the SoC with high precision. However, the lack of physical–chemical
explanation for the microscopic movements in the battery is the main drawback of this model.
Meanwhile, the electrochemical model, which could illustrate the charge transfer between two
electrodes and reveal the electrochemical mechanism, is reported as too complicated to be used
for online calculation. From the review, it is clear that adaptive filter-based algorithms are more
suitable for EV applications, and those based on artificial intelligence are not suitable for this
application due to its intensive computing and/or offline learning process requirements. For solving
the optimization problem in filter-based techniques, the trend is to use artificial-intelligence-based
optimization techniques because of their simplicity, flexibility, derivation-free mechanism, and local
optima avoidance.
As the battery modeling is a fundamental process to establish an accurate SoC estimation
algorithm, and due to the battery modeling methods proposed by literature not being accurate enough
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under specific conditions and having several restrictions on aging assessment to continually update
the models, it is necessary to perform more research in this field. The building of practical battery and
the application of the adaptive control technology, the expert system theories, and artificial intelligence
in the modeling process are required. It is important to consider that none of the reviewed methods is
entirely efficient and reliable, and although it may be complete and accurate for an application under
certain conditions, it may be inaccurate for others. Therefore, the selection of the appropriate algorithm
is up to the designer, mainly depending on his or her knowledge of the addressed application. To this
aim, the information provided earlier can help with choosing the most convenient approach.
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Abstract: The growth of power-electronic-based components is inescapable in future distribution
grids (DGs). The introduction of these non-linear components poses many challenges, not only
in terms of power quality, but also in terms of stability. These challenges become more acute
when active loads are behaving as generators and power is flowing in reverse direction.
The frequency-domain-based impedance modeling methods are preferred for small signal stability
analysis (SSSA) of DGs involving such non-linear components. The harmonic linearization method
can be used for impedance estimation, and afterwards, the Nyquist stability criterion can be used for
stability analysis. In this paper, a parametric-based stability analysis of grid-connected active loads at
the point of common coupling (PCC) is done by changing the parallel clustering distance and size of
active loads. The results verify a positive impact on the stability of increasing parallel clustering and
distance from the PCC and a negative impact of increasing the size of individual active loads.
Keywords: DC-AC power converters; frequency-domain analysis; impedance-based model; Nyquist
stability analysis; small signal stability analysis; harmonic linearization
1. Introduction
Electrical energy is the global source of energy, and every device in the future will eventually
switch to the electric source of energy. It is necessary to not only utilize every possible resource
of energy, but also make the transmission system as efficient, reliable, and stable as possible.
The worldwide integration of renewables and other power electronic (PE)-based resources at
distribution grids (DGs) is an effort to meet this ever-increasing energy demand [1–3].
The PE-based components, which are non-linear devices and draw/deliver constant power, have
a dominant role in the future DGs [4–7]. It is expected from the PE-based active loads to give support
to the grid under the IEEE-1547 grid integration code [8]. These PE-based non-linear devices behave as
negative impedances and have a constant power nature, so traditional stability methods are unable to
deal with these [9–13]. The growth and clustering of these new PE-based components at or near the
point of common coupling (PCC) may lead to the instability of DGs [14–19].
In the frequency domain, the impedance-based modeling methods are used for small signal
stability analysis (SSSA), where the impedances are estimated at the PCC to apply the stability
criterion. Two frequency domain impedance-based SSSA modeling methods are harmonic
linearization (HL) [20–22] and the impedance estimation method used for balanced three-phase system
transformation into the synchronous reference frame (SRF) [23–27]. A comparative analysis for different
stability analysis techniques is given in Table 1.
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Table 1. Comparative analysis of different stability techniques [20,28–33]. SRF, synchronous
reference frame.
Model Disadvantages Reference
Lyapunov
Methods (Time
Domain)
A detailed system modeling is required for this method, so it does not
work well for complex large systems. Its converter model is unable to
capture the harmonic effect.
[28,29,31,33]
Probabilistic
Methods (Time
Domain)
It requires huge computational effort, so this method is very time
consuming. Inaccurate first approximation may lead to faulty conclusions.
Not all applied schemes work for complex large systems.
[32]
Phasor Model It is often not differentiable due to significantly higher dimensions. [20]
Bifurcation
Theory
It is slow in the time domain and more complicated in the frequency
domain for a higher order system.
[30]
SRF Method Limited to only balanced three-phase systems. [20,33]
In the SRF method, the balanced three-phase shunt current perturbation is used for impedance
estimation [24,34–36] with the automated unit as presented in [36,37]. The impedance can be measured
in real time with negligible additional cost [21,22,25,38–43] by this method. The limitation of the
SRF method is that it can only be used to extract the impedances for balanced three-phase systems.
This method is unable to capture harmonic effects. This method does not work for a system that is a
combination of single- and a three-phase system. Furthermore, this method cannot be used for such a
three-phase system in which one specific phase is heavily loaded as compared to the other phases or
for an unbalanced system when a fault or other abnormal conditions occur [20,33]. In these scenarios,
the zero-axis component is not zero, so the model cannot be linearized by using the SRF method to
extract the impedances [20].
HL can be used without the limitations of SRF and is generally applicable to all kinds of AC
systems. It can be used for a balanced three-phase system, a single-phase system, an unbalanced
three-phase system having harmonics, and a three-phase system having one phase heavily loaded
as compared to the other phases [20,33]. This method decomposes the AC system into linear and
time-invariant symmetrical components without cross-coupling between them. Here, HL has many
advantages over the other methods.
In this paper, the three-phase harmonic shunt-current-injection technique is used to introduce
harmonic current perturbation at the PCC. The resultant harmonic voltage and harmonic current
components on the source side and load side respectively are used to estimate the source and load side
impedances by using the HL technique.
2. System Modeling Using HL
In this technique, the impedances of the non-linear system are extracted by superimposing a
specific harmonic component. Superimposing a specific harmonic component involves two steps:
firstly, harmonic perturbation is introduced into the system at the PCC, and secondly, the system
response is monitored by using symmetrical components (positive, negative, and zero components).
To estimate the impedances, the perturbation source is switched in at the PCC to inject the
perturbations into the system. This perturbation source should have a perturbation magnitude
significantly higher than the magnitude level PCC to have an impact at the PCC. Current perturbations
are usually preferred because these are used in shunt configuration (as shown in Figure 1) as compared
to voltage perturbations used in series configuration [24,34]. There are two basic methods, one based
on electronic circuits and the other based on wound rotor induction machines, to switch in shunt
current perturbations’ source for practical impedance estimation [34]. After injecting the perturbations
at the PCC, the corresponding change in the source side and load side parameters (voltages and
currents) is measured.
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Figure 1. Current perturbation injection in the shunt configuration.
The Nyquist stability criterion (NSC) and/or Bode plot stability criteria are applied after developing
the impedance-based model for the stability analysis in the frequency domain. Mostly, NSC is applied to
verify the stability of the interconnected systems after extracting the impedances of both sides at the PCC.
The HL technique can deal with the positive and negative components of symmetrical components
separately by using the property of linear time-invariant (LTI) systems. The system is stable only if all
the components of the sequence domain are stable.
In the HL technique, specific harmonic perturbations are injected at a specific point, usually at the
PCC. The old and new values of voltages and currents are measured both at the source side and load
side. From the ratio of voltages and currents, the impedances are extracted from both the source and
the load side.
This technique estimates the stability of the overall system at the PCC after extracting impedances
through symmetrical components by developing a linear model (along a periodically time-varying
operation trajectory) of the AC system having non-linear components. This operation trajectory
may consist of any single harmonic or a collection of multiple odd harmonics for impedance
extraction. The corresponding impedances in the sequence domain are extracted by using the harmonic
balance principle [44] and small-signal approximation, assuming that the harmonic perturbation is
sufficiently small.
To ensure the power quality and grid stability, it is necessary that the grid interconnection of
active loads be carefully examined. The objective of this work is to estimate and establish the pattern
of small signal stability (SSS) in relation to the varying sizes, penetration level, and distances of the
active loads from the PCC (as shown in Figure 2) to assess the stability of the distribution grid. Figure 2
describes how the size, distance, or penetration is changed for comparative stability analysis.
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Figure 2. Comparative stability analysis of grid-connected active loads at the point of common coupling
(PCC) with changing size, distance, and penetration.
3. Mathematical Modeling of the Impedances at the PCC
By applying the concept of the feedback control system on the simplified power system shown in
Figure 3, the transfer function with Vl(s) as output, Vs(s) as input, Z1(s) as forward gain, and Zs(s) as
reverse gain is given in (1).
[Vl(s)]
[Vs(s)]
=
1
1 + [Z1(s)][Zs(s)]−1
(1)
+
_
Figure 3. Simplified power system as a feedback control system.
The open loop gain, L(s) can be extracted by rearranging (1) as given in (2).
Vl(s) = [1 + [Z1(s)][Zs(s)]−1]−1[Vs(s)] (2)
The stability can be determined by applying the NSC and only observing the Nyquist contour of
the open loop transfer function, as given in (3).
L(s) = [Z1(s)][Zs(s)]−1 (3)
The transfer function of this power system can be determined in terms of input voltage Vs and
output voltage Vl , as shown in (4), where the term 012 (zero-positive-negative) represents that the
quantities are in the HL.
Vl(012)(s)
Vs(012)(s)
=
1
1 + [Zl(012)(s)][Zs(012)(s)]−1
(4)
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This can be rearranged as given by (5) to extract the open loop gain L(s) to apply the NSC on the
open loop gain in (3).
Vl(012)(s) =
Vs(012)(s)
1 + [Zl(012)(s)][Zs(012)(s)]−1
(5)
Since the HL technique uses the symmetrical components for stability analysis, therefore relations
are expressed in terms of the symmetrical components.
By increasing the parallel clustering of the active loads, at a specific frequency, the effective value
of the load side impedance decreases at the PCC as shown in Figure 4 and as given by (6), where Za is
the impedance of non-linear active loads connected at the PCC.
1
Za
=
1
Za1
+
1
Za2
+
1
Za3
+
1
Za4
+ ... +
1
Zan
(6)
+
_
Zs
vs vl Za1 Za2 Za3 ZanZa4
Z  = 0d
Figure 4. The effect of increasing penetration on load side impedance.
The total load side impedance Zl can be expressed as given by (7).
Zl = Zd + Za (7)
On the other hand, by increasing serial clustering (size) at the PCC, at a specific frequency, the
effective value of load side impedance Zl increases, as shown in Figure 5 and as given by (8).
Zl = Za1 + Za2 + Za3 + Za4 + ... + Zan + Zd (8)
If (8) is compared with (7), it is clear that the value of Za = Za1 + Za2 + Za3 + Za4 + ... + Zan is
increasing with size while Zd remains constant.
+
_
Zs
vs vl
Za1 Za2 Za3 ZanZa4
Z  = 0d
Figure 5. Effect of increasing the size on load side impedance.
Finally, by increasing the distance from the PCC, at a specific frequency, the effective value of
the load side impedance Zl decreases. This is because as the distance increases, the contribution of
non-linear active load impedance in total series impedance decreases, as shown in Figure 6 and as
given by (9).
Zl = Zd1 + Zd2 + Zd3 + Zd4 + ... + Zdn + Za (9)
If (9) is compared with (7), it is clear that the value of Zd = Zd1 + Zd2 + Zd3 + Zd4 + ... + Zdn is
increasing with distance, while Za remains constant.
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+
_
Zs
vs vl
Zd1 Zd2 Zd3 ZdnZd4
Za
Figure 6. Effect of increasing distance from the PCC on load side impedance.
In the impedance-based method, the perturbations are injected into the distribution system with
the perturbation injection point dividing the system into two parts. The part with larger AC sources is
called the source side, and the other part is called the load side.
The first step to determine the impedance is to superimpose the harmonic perturbation over
the fundamental carrier signal. Then, the second step is to determine the resultant change in the
response of that specific harmonic component at the frequency of interest. The fundamental or any
other single harmonic, as well as multiple harmonics can be superimposed on the original power wave
to extract the impedances. The current perturbations are injected into the system in shunt, as shown in
Figure 1. Three-phase AC voltage and current are converted into symmetrical components at the point
of injection. The source and load impedances are then extracted using the ratio of voltage and current
at the extraction point. The impedance extracted from the ratio of symmetrical components of voltage
and currents can be directly used for stability analysis. A typical impedance measurement setup is
shown in Figure 7.
Figure 7. Impedance measurement setup for the (a) source side and (b) load side.
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The load and source side impedance matrix in symmetrical components are given by (10) and (11):
[
Zl(012)
]
3×3
=
⎡⎢⎣Zl(00) Zl(01) Zl(02)Zl(10) Zl(11) Zl(12)
Zl(20) Zl(21) Zl(22)
⎤⎥⎦ (10)
[
Zs(012)
]
3×3
=
⎡⎢⎣Zs(00) Zs(01) Zs(02)Zs(10) Zs(11) Zs(12)
Zs(20) Zs(21) Zs(22)
⎤⎥⎦ (11)
The relation between voltage and current in symmetrical components on the load side is given
by (12) for a balanced three-phase system.[
Vl(012)
]
3×1
=
[
Zl(012)
]
3×3
[
Il(012)
]
3×1
(12)
The perturbations are introduced at the PCC to build nine full equations based on a 3 × 3
impedance matrix for both the source side and the load side. A single perturbation can generate only
three equations (for both the source and load side) [45]. At least three perturbations are introduced to
build full 3 × 3 impedance matrices for the source and the load side. Voltages on the load side in HL
after first perturbation are given by (13):[
V1l(012)
]
3×1
=
[
Zl(012)
]
3×3
[
I1l(012)
]
3×1
(13)
The voltages in HL on the load side after the second perturbation are given by (14):[
V2l(012)
]
3×1
=
[
Zl(012)
]
3×3
[
I2l(012)
]
3×1
(14)
The voltages in HL on the load side after the third perturbation are given by (15):[
V3l(012)
]
3×1
=
[
Zl(012)
]
3×3
[
I3l(012)
]
3×1
(15)
Equations (13)–(15) can be written in combined form as (16).[
Vl(012)
]
3×3
=
[
Zl(012)
]
3×3
[
Il(012)
]
3×3
(16)
Rearranging (16) results in (17),[
Zl(012)
]
3×3
=
[
Vl(012)
]
3×3
[
Il(012)
]−1
3×3
(17)
Similarly, for the source side, (17) can be rewritten as (18):[
Zs(012)
]
3×3
=
[
Vs(012)
]
3×3
[
Is(012)
]−1
3×3
(18)
The unknown impedances can be found through simulation or the experiment-based
impedance method.
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4. Simulation Results
The Simulink model of the grid-connected PV systems (shown in Figure 8) was used for stability
analysis.
The detail of the system parameters is tabulated in Table 2. In this model, different PV systems,
each having a rating of 100 kW, were integrated with PCC. In this configuration, each unit of the PV
system consisted of 100 kW, and the size of the active load may consist of multiple units. To achieve
the objective of comparative analysis, it was assumed that all the PV systems were working at the same
temperature and receiving the same amount of irradiance. The stability at the PCC was evaluated
against three different indices. These three indices were;
1. First, stability was assessed by changing the parallel clustering (penetration) of grid-connected
active loads.
2. Then, the stability was evaluated by changing the distance of active loads from the PCC.
3. Afterwards, the stability at the PCC was assessed by changing the serial clustering (size) of
active loads.
These parameters were changed one by one, and the corresponding change in load side impedance
at the PCC was recorded. Then, NSC was applied on the load side and source side impedance in each
of the above cases. The corresponding Nyquist plots were drawn against different specific values of
these parameters. The objective was to assess how varying these parameter affected the stability at
the PCC.
Table 2. Parameters at the PCC for different penetrations of active loads.
Parameter Symbol Value Symbol Value
Power Source P 2500 MVA V 120 kV
Line Section R[r1] [0.1153] L[r1] [1.05 × 10−3]
Line Section R[r0] [0.413] L[r0] [3.32 × 10−3]
Industrial Load P 30 MW Q 2 MVar
Residential Load 1 P 2 MW Q 0
Residential Load 2 P 100 kW Q 0
∆ 
∆ 
∆ 
Figure 8. Simulink model of grid-connected active Loads.
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The dynamic models of grid-connected active loads were developed and designed in MATLAB
Simulink. The block diagram of the grid-connected active loads is shown in Figure 2 where PCC
was working at a 25-kV voltage rating. Figure 2 describes how the size, distance, or penetration was
changed for comparative stability analysis.
4.1. Effect of Penetration
The first objective was to check the stability pattern at the PCC against various penetrations.
The penetration of active loads was varied in a systematic way, and the corresponding change in load
side impedance was recorded. The resultant Nyquist plots for different values of parallel clustering by
keeping the distance and size constant are shown in a single plot in Figure 9a.
(a) Nyquist plot for different penetrations. (b) Nyquist plot for different distances from PCC.
Figure 9. Nyquist plot for different penetrations and distances.
It is clear from these plots that as the parallel clustering increased, the anti-clockwise encirclements
of −1 vanished. The anti-clockwise encirclements of −1 depicted the total number of closed loop
poles in the night half plane, which caused the instability of the system. When the anti-clockwise
encirclements of −1 vanished, the system became stable. The microgrid system was designed in such
a way that the PCC was working at a stability boundary for different indices. Therefore, as the system
indices were changed near the PCC, the system changed from unstable to stable or vice versa. Not all
of the Nyquist plot is clearly visible to the naked eye, so the selected parts of the lower Nyquist plots
are zoomed-in and shown above for better and clear understanding of the Nyquist plots. The system at
the PCC was unstable when only a single active load (of size 700 kW i.e., seven units) was connected at
the PCC (distance = 0 km). The Nyquist plot of one active load depicted an anti-clockwise encirclement,
as shown in the lower part of Figure 9a. Similarly, the system at the PCC was still unstable when two
and three active loads were connected respectively at the PCC in parallel configuration, as shown
in the zoomed-in version of Figure 9a. When the parallel clustering reached the four active loads,
279
Electronics 2019, 8, 12
keeping size and distance unchanged, the system at the PCC became stable. The stability would
further improve by increasing the penetration at the PCC by keeping the distance and size constant.
4.2. Effect of Distance from PCC
To check the effect of the distance of active loads from the PCC to the stability at the PCC,
the distance of active load was varied by keeping the penetration and size constant. The objective of
selecting a specific penetration and a specific size was to keep the PCC near the stability boundary.
The penetration of one active load and the size of seven units (700 kW) were chosen in this case.
The load side impedance was recorded by changing the distance from the PCC by keeping the
penetration and size constant in all the cases. The NSC was applied on the load and the source side
impedances to get the Nyquist plot for different values of distances, as shown in Figure 9b.
The results show that the system was unstable at the PCC when the distance was 0 km because
there was a pole in the right half plane (anti-clockwise encirclement of −1). As the distance was
increased to 1 km, the anti-clockwise encirclement vanished (as shown in the zoomed-in version of the
Nyquist plots), so the system became stable at the PCC. This stability further improved as the distance
increased to 2 km and 3 km, respectively, by keeping the size and penetration constant.
4.3. Effect of the Sizes of Active Loads
To check the effect of changing the size of an active load on the stability at the PCC, the size
was varied by keeping the distance and penetration constant. A single active load was connected at
the PCC in this case, so the distance was 0 km and the penetration was one active load. The load
side impedance changed by changing the size. Different Nyquist plots were obtained when NSC was
applied on different values of load side impedances and the same value of source side impedance.
These Nyquist plots, each corresponding to different sizes of an active load, are shown in Figure 10.
Figure 10. Nyquist plot for different sizes of active loads.
Initially, the system was stable at the PCC, as there were no anti-clockwise encirclements of −1,
which depicts that there were no poles in the right half plane. The system remained stable when the
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size of active loads was equal to or less than four units (400 kW). As the size of the system reached
five units (500 kW), the system became unstable, and there was an anti-clockwise encirclement of
−1, which depicts a pole in the right half plane. The stability further deteriorated as the size was
increased further.
The summery of the above three cases is given in Table 3. According to this table, when the size
was increased by keeping other parameters constant, the stability at the PCC deteriorated. When
the distance was increased from the PCC by keeping other parameters constant, the stability at the
PCC improved.
When the penetration was increased at the PCC by keeping the distance and size constant,
the stability at the PCC improved. The stability behavior at the PCC by changing the size, distance,
and penetration is given in Figure 11. Figure 11 depicts the stability region in connection with
size, distance, and penetration. Firstly, keeping distance (=0 km) and penetration (=1) constant,
the instability boundary for size was six units. As the size decreased, the stability improved.
The direction of the arrow shows the stability behavior (from the unstable to stable region and
from the stable to more stable region). Secondly, keeping distance (=0 km) and size (=7 units) constant,
the instability boundary for penetration was one active load. The direction of the arrow shows the
stability behavior, so as the penetration increased, the stability improved further. Finally, keeping
size (=7 units) and penetration (=1) constant, the instability boundary for distance was 0 km. As the
distance increased, the stability improved further. These results verified that there was a strong relation
between these parameters and the stability at the PCC. Changing any other system components,
the stability boundary would shift, but the behavior of the stability and the relation to these parameters
will remain the same.
Table 3. Effect of different parameters on stability.
Penetration Distance at PCC Size Effect on Stability
Increasing Constant Constant Improve
Constant Increasing Constant Improve
Constant Constant Increasing Deteriorate
Figure 11. The stability behavior at the PCC for different sizes, distances, and penetrations.
The simulation results presented were near the stability boundary. These results and stability
boundaries were only specific for the system designed for simulation. Changing the system would
change the stability boundary because impedance would change. However, the relation of different
parameters with the Nyquist stability would remain the same.
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5. Conclusions
In this paper, the SSSA at the PCC was done by varying one of three parameters (size distance and
penetration) and keeping the other two constant. The results show that the stability pattern of NSC
changes in a systematic way in response to a systematic change in any of these parameters. The impact
of increasing penetration and increasing distance from the PCC was positive on the stability at the PCC,
while the impact of increasing the size (while keeping the other parameters constant) was negative
on the stability at the PCC. Thus, a change in any of these parameters will play a significant role in
deciding the stability at the PCC.
The design and composition, as well as the distance from the PCC of active loads play an important
role in the SSS of an AC microgrid. These parameters must be thoroughly assessed before deploying
active loads at the PCC.
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Abstract: In this study, the energy management and switching control of plug-in hybrid electric
vehicles (PHEVs) in a hybrid smart micro-grid system was designed. The charging station in this
research consists of real market PHEVs of different companies with different sizes. The rate of
charging of PHEVs is managed via switching control to receive maximum benefits from renewable
energy sources and reduce the consumption of electricity from the grid. To support the optimum
utilization of sustainable power, charging time and network stability, seven scenarios were developed
for different interaction among the proposed micro-grid system and PHEVs. The proposed hybrid
smart micro-grid system consists of three renewable energy sources: photovoltaic (PV) array
controlled via an intelligent fuzzy control maximum power point subsystem, a fuel cell stack and a
microturbine set controlled by proportional integral differential/proportional integral subsystems.
A hybrid energy storage system (super-capacitor, battery storage bank and hydrogen) and residential
load are also included in the proposed architecture. The hybrid smart micro-grid system is checked in
terms of voltage regulation, frequency deviation and total harmonic distortion (THD). It was found
that these are in limits according to the international standards. The simulations verify the feasibility
of the proposed system and fulfill the requirement of vehicle-to-grid and grid-to-vehicle operations
in a smart grid environment.
Keywords: plug-in hybrid electric vehicles; power management system; renewable energy sources;
fuzzy; smart micro-grid
1. Introduction
Due to environmental concerns, depletion of fossil fuels, and advances in battery storage system,
PHEVs have received a great amount of attention in the transportation sector [1,2]. These days, the
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world is looking towards renewable energy sources such as solar, wind and biomass to produce
green energy. This green energy can be utilized by vehicles which are considered the main sources
of environmental pollution. For example, 33.7% of greenhouse gas emissions were released by the
transportation sector to the environment in 2012 [3]. Similarly, many American Lungs Association
projects have stated [4] that the transportation sector is responsible for numerous lung diseases in
America. Consequently, transport industries have introduced low emission vehicles such as PHEVs
to directly address these problems. Therefore, each year, the purchase of PHEV increases worldwide.
In the future, many Electric Vehicles (EVs) will be available in the transportation sector. For example,
in 2015, approximately one million PHEVs were on US roads and 425,000 PHEVs were sold [5,6].
Furthermore, the Electric Power Research Institute have concluded that the PHEVs market share may
reach up to 62% by 2050 in the US [7]. In the US, there are about 250 million registered vehicles. Using a
moderate scenario since 2020, if the US vehicle fleet is 10% PHEVs and each vehicle uses 25 kWh
battery capacity, the total 625 GWh would be a potential threat to today’s utility.
The first electric vehicle was sold in Turkey in 2012 [8]. The electric vehicle market in Turkey is now
growing very rapidly. According to the Ministry of Science, Industry and Technology of Turkey, PHEVs
will become the dominant vehicle choice on the road soon in Turkey. The increasing of PHEVs could
burden the existing utility, which can result power losses at the customers end. Specifically, uncontrolled
charging can cause grid stability problems on the local scale. Pakistan under Rahmat Group company
has signed an agreement with two different Chinese companies to introduce EVs in Pakistan [9]. In the
initial stage, the companies will introduce electric buses in the transport market, and in the second
phase, a factory would be established at the complex in Jamshoro District of Sindh, Pakistan to produce
electric cars and two-wheelers. According to the Energy Conservation Center belonging to the Ministry
of Water and Power of Pakistan, the transport sector represents 28% of the total energy consumption in
Pakistan. In the Pakistan scenario reported on 30 June 2015, the gap between electricity demand and
supply was 5201 MW [10]. Currently, Pakistan is suffering from severe energy crisis, where urban and
rural areas are not powered by proper electricity for 8–12 h and 18 h per day, respectively. There is a
growing risk that the proliferation of EVs will trigger extreme surges in demand in Pakistan. This cannot
be ignored, especially in Pakistan, and therefore, it is imperative to design a Charging Station (CS) setup
powered from Renewable Energy Sources (RESs) coupled with smart charging strategies.
Generally, vehicles are supposed to stay for at least 5 h per day in workplace [11]. Hence, making
electric CS in a given workplace is beneficial, but the result would be some overloading issues
particularly at the distribution level. Since the upgrading of transformer is an inflexible and a quite
expensive option, this concern needs close concentration. Many authors in the literature have studied
the effect of PHEVs charging on the distribution transformer [12–14]. In [12], the authors discussed the
impact of PHEVs on distribution networks, but there is no analytical calculation in the paper. In [13],
the authors analyzed the concerns due to the integration of PHEV on the residential distribution
networks; however, in this study, the number of PHEVs per distribution transformer was limited to
two. The authors concluded in [14] that the power management of the EV battery charge profile can
help manage the loss of life of the distribution transformer. However, not much work has been done to
charge the PHEVs from several RESs in a smart micro-grid.
Although there are a few published papers about CSs for PHEV supplied by PV [15–18], they present
certain limitations. For instance, the control of the PV system was not studied in [15–18]. Further, in all
these papers, the authors designed the CSs based on the control of DC-link voltage, but the DC-link voltage
has its own limitation and the authors did not consider the control of DC-link voltage when it reaches
its maximum limit. Similarly, several authors focused on the residential distribution networks [19–21].
In [22,23], the authors described the overall peak demand due to the charging of EVs. They suggested
that it should be managed effectively with proper load management. Smart control strategies that can
open the paths for PV systems and EVs to integrate with the current power systems are suggested in [24].
The charging of PHEVs from PV system and its co-benefits are discussed in [25]. The study explains that
PV provides an auspicious source of mid-day generation power for PHEVs while PHEVs perform as a
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dispatchable load. In another paper, the authors showed that high scale integration of EVs in the existing
utility would be possible through management and scheduling [26]. The significance of EVs operating as
an energy storage source is studied in [27]. There are three types of charging methods for PHEVs/EVs:
Alternating Current (AC) level-1, AC level-2 and Direct Current (DC) level-3 charging. DC charging
allows boosting the overall efficiency and providing the opportunity of fast charging [28–30]. The same
concept is also supported in [31,32]. This sets it up appropriately to mix distributed renewable power
generations such as PV, fuel cells, wind and other energy storage devices such as super-capacitor (SC)
using the DC distribution bus (bus is an electrical node, which can be in DC or AC, where two or more
electrical elements, such as loads, generators, etc., meet). Different DC charging station infrastructures
have been presented by many authors [33,34].
The integration of PHEVs in municipal parking deck using smart energy management system is
developed in [35]. The energy management system is there to control provision of energy to the vehicle
battery chargers through real time monitoring to secure the maximum consumption of available power
from sustainable energy and charging time. None of the papers reviewed provide an intelligent control,
power electronics interface and power management of PHEVs in smart micro-grid system, where the
primary energy source is controlled efficiently. None of those reviewed studies consider the real weather
characteristics, but many researchers have developed charging station using virtual generated weather
patterns. Moreover, the intelligent control of a renewable energy source is very important for a stable DC
bus voltage. For instance, fluctuations in bus voltage cause power imbalance that originate from different
sources of disturbances such as sudden change in solar irradiance or temperature, and abrupt change
in PHEVs load. Such a power imbalance results an extra energy. The above-mentioned papers do not
discuss the control of photovoltaic in their charging station which is essential for maximum efficiency.
This paper intends a proper power management for different PHEV models in a hybrid smart
micro-grid system where the required power for the PHEVs charging is smartly managed from solar,
hydrogen energy (fuel cell), natural gas (micro-turbine), SC, battery and grid. The operation of the
charging algorithm is performed using dynamic power switches of the power converters controlled
via proportional integral differential/proportional integral subsystems. The highly intermittent nature
of PV in the proposed hybrid smart micro-grid system is addressed by an isolated intelligent fuzzy
inference subsystem. The intelligent fuzzy inference subsystem contributes to minimize the stress on
the DC bus and ensures quality and regulated output power to CS. If the power sent by the PV is in
excess of the requirement of the PHEVs charging, the remaining power will be supplied to charge the
battery and then the SC. If still there is an excess power, then it will be used to produce hydrogen for
fuel cell or sent to a national grid. Correspondingly, if the net power provided by the PV is less than
the demand, the battery and then the SC will be used to deliver the required power provided their
SoC > 20%. If the requirement surpasses the power provided by the combination of PV/SC/battery,
the difference is provided by the fuel cell. If there is still a need, the difference will be covered by the
Micro-turbine (MT), followed by the national grid. In addition, the proposed CS also comprises of a
Battery Storage System (BSS) as supplementary power sources to store the power in off peak hours,
which can be used in rush hours to charge the PHEVs or provide to the grid.
This work is arranged as follows: Section 2 gives the description of the proposed hybrid smart micro-grid
system. The control of the systems components is described in Section 3. The problem formulation of the
proposed work is presented in Section 4. Section 5 deals with the proposed power management. Section 6
supports the performance of the proposed system via simulations, followed by a conclusion in Section 7.
2. System Description
Figure 1 shows the proposed system configuration combining PV system, FC system, SC module
and battery bank to form a combine DC bus line by four different non-isolated DC-DC converters.
The PV system is taken as the primary power source; SC module and battery bank serves as a
short-term storage system; and the Solid Oxide Fuel Cell (SOFC) is used as a backup and long-term
storage system [36]. The additional power with respect to the load requirement is used for the battery,
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SC charging and hydrogen production for later use in the SOFC. The output of the DC bus link is
combined through a three-phase main inverter to supply the desired power to the grid if only one
source is accessible. On the other hand, the PHEVs/EVs CS, MT, residential load and utility grid
are integrated to form an AC bus line. The MT also behaves as a backup to take full advantage of
RESs, while the CS acts as either load under the Grid-to-Vehicle (G2V) concept or distributed sources
of energy under the Vehicle-to-Grid (V2G) revenue opportunity [37]. The MT interface consists of a
rectifier followed by a unidirectional hysteresis current control inverter. A bidirectional inverter is used
for power sending and receiving from the CS towards an AC bus link. The CS is designed to charge
five PHEVs and BSS. The PHEVs are selected from five different companies. The grid attachment is
used to accomplish any charging demand more than the RESs output. The development of all energy
sources are according to Table 1 and taken from [38–42].
Figure 1. Proposed hybrid smart micro-grid system.
Table 1. RESs and their power converter parameters [36,38,42–44].
PV Array Battery
Type SunPower SPR-305-WHT Type CINCO FM/BB12100T
Module 305 W @ 1 kW/m2, 25 ◦C Capacity 50 Ah
Number of series/string 13 Single module voltage 12 V
Number of parallel strings 66 No of series connected modules 34
Power Rating 305 × 13 × 66 ≈ 262 kW Rated Voltage 12 × 34 ≈ 400 V
Supercapacitor Fuel Cell Array
Type Maxwell Boost CapBMOD0165-48.6VUC Type Bloom Energy USA ES-5700
Capacitance 165 F Number of cells in series in the stack 768
Number of series capacitors 50 SOFC Stack 4 kW
Number of parallel capacitors 20 SOFC Array 5 × 10 = 50
No of modules 12 SOFC Array Power Rating 50 × 4 kW = 200 kW
Rated Voltage 12 × 48.6 ≈ 584 V
Electrolyzer Microturbine
Type QualeanQL-85000 Type Ingersoll Rand MT250
Rated Power 30 kW Rated Power 200 kVA, 160 kW
Rated Voltage 380 V Rated Voltage 440 V
Number of Cells in Stack 30 Rated Frequency 50 Hz
Utility Grid Main Inverter
Phase Voltage 11 kV Type Zhejiang, China CHZIRI-2VF
Rated Power 10 MVA Rated Power 400 kW
Phase Frequency 50 Hz Rated Voltage 200/540 V
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3. Architecture and Control of the Proposed Charging Station
Figure 2 illustrates a detailed structure of the proposed CS, which is located in Pakistan. The major
components of CS are the PHEVs, BSS, power converters and the power management controller.
A Power Management System (PMS) monitors all the PHEVs and BSS. The algorithm implemented in
the PMS senses the State of Charge (SOC), rated charging power of the PHEVs batteries, the peak and
off-peak hours, and controls the power flow in the CS, as given in Figure 2. The SoC level provides
information about the charging and discharging of the PHEVs/EVs and BSS.
Figure 2. Structure of electric charging station.
The PMS also consists of a Battery Management System (BMS) which prevents the PHEVs and
BSS from getting overcharged. The BSS also supports the charging of the PHEVs when there is no
power available from the AC bus link. The battery bank in the BSS can be charged from the AC bus
link during off peak hours.
Five different types of PHEVs/EVs are considered: Mitsubishi i-MiEV, Kangoo Z.E, Toyota Prius
plug-in, Nissan leaf, Honda Accord Hybrid and Renault. Their respective usable battery capacity
and charging information is listed in Table 2. Since the PHEVs/EVs are from different automobile
manufacturers, their control approach and BSS are based on the charging requirements of each PHEV
and BSS. Each PHEV and BSS must have an autonomous buck-boost converter fitted in each charge
point in the proposed CS. All the buck-boost converters of the CS are controlled by conventional
Proportional Integral Differential (PID) controllers, as shown in Figure 3, and their parameters are
given in Table 3.
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Table 2. PHEVs technical details [45–49].
Company
Name
Vehicle
Name
Battery
Type
Battery
Capacity
(kWh)
Range
(km)
Charging Rate (kW) Rated
Voltage (V)
Charging Time
Slow Fast Slow Fast
Mitsubishi MiEV Li-ion 16.0 160 3 50 20 7 h 30 min
Nissan Leaf Li-ion 24.0 160 6.6 50 360 4 h 30 min
Renault Kangoo Z.E. Li-ion 22.0 170 3 43 300 6 h 30 min
Honda Civic hybrid Li-ion 6.7 150 2.2 13.4 300 3 h 30 min
Toyota Prius Li-ion 4.4 16 1 8 201 5 h 30 min
Figure 3. Schematic diagram of a buck boost converter/voltage regulator.
The output of the overall charging station is coupled to the AC bus via a bidirectional
inverter-controlled hysteresis current control embedded with PI controllers, as illustrated in Figure 4,
whose parameters are shown in Table 1. The PI controllers try to reduce the error to adjust the desired
active and the reactive powers. It is assumed that all vehicles have equal market penetration and the
analysis is considered for a 24-h cycle for a typical summer day in Pakistan. The proposed architecture
is flexible and multiple PHEVs can be charged by increasing the corresponding charging points.
Furthermore, the DC-DC boost converter based on the intelligent fuzzy controller is used to exactly
track the MPP of the PV, as shown in Figure 5. The intelligent fuzzy controller is modeled using expert
knowledge and many inputs. Based on those inputs, the fuzzy rules are defined in the Fuzzy Logic
Controller (FLC). A FLC operates in three steps: a fuzzifier to express the crisp value of inputs into
their respective fuzzy sets, an inference system to generate appropriate output also in the form of fuzzy
sets, and a De-fuzzifier to give the original crisp value through conversion theorems (i.e., center of
area). Similarly, a DC-DC boost converter based on PI control is used to control the FC voltage.
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Table 3. Buck boost/voltage regulator parameters of the charging station.
Parameter Representation Values
CS DC Buck Boost Converter
Model Type NCP1136
Vrated Rated Voltage 10/700 V
C1 Converter Capacitance 2200 μF
L1 Converter Inductance 1 mH
Kp, Ki, Kd PID Gains (T1) 1.5, 1, 1
Kp, Ki, Kd Proportional Gain (T2) 1.5, 1, 1
f Rated Switching Frequency 10 kHz
CS DC Voltage Regulator
Model Type MC33363ADWG
Vrated Rated Voltage 10/700 V
C2 Converter Capacitance 4700 μF
Kp Proportional Gain 0.0005
Ki Integral Gain 0.15
f Rated Switching Frequency 10 kHz
CS Converter
Model Type Zhejiang, China CHZIRI-2VF
Prated Rated Power 220 kW
Vrated Rated Voltage 220/1140 V
f C Carrier Frequency 10 kΩ
f out Frequency of Output Voltage 50 Hz
Cs Snubber Capacitance 100 kΩ
Rs Snubber Resistance 10 kΩ
L Inductance L-Filter 2.6 μH
Figure 4. Schematic diagram of charging station converter control.
Figure 5. Fuzzy logic controller model.
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4. Problem Formulation
In this paper, the objective is to design a decision-making control algorithm for the PHEVs CS by
using the available resources (renewable energy, utility grid) for the PHEVs charging, while reducing
the stress on the utility grid and satisfying the required demand of all PHEVs and BSS. Equation (1)
represents the formulation for the PHEVs CS. According to Equation (1), the actual power level of
all vehicles and BSS must reach their reference level within the desired time provided the charging
constraints of all PHEVs/EVs and BSS according to Table 2. The power quality and network constraints
are according to international standards such as IEC61000 and IEEE 519-2014. Pakistan’s LV power
network is considered in this work.
∪
[
PHEVi=5
BSS
]
|t→∞
[
PPHEVi=5(t) → PPHEVi=5_re f (t)
PBSS(t) → PBSS_re f (t)
]
s.t :
SOCi,min ≤ SOCi(t) ≤ SOCi,max
0 ≤|SOC(t + 1)− SOC(t)|≤|ΔSOCi,max
Vmin−load(rms) ≤ Vload(rms) ≤ Vmax−load(rms)
THDmin−vload ≤ THDvst , THDmin−iload ≤ THDist
fmin−V f und < fVload < fmax−V f und
(1)
where SOCi,min and SOCi,max are the user-defined minimum and maximum battery SOCs limits for
the ith PHEV/EV. Once SOCi reaches SOCi,max, the ith battery charger switches to a stand-by mode to
avoid the overcharging of the PHEV/EV battery. To prevent large variations in the charging rate over
consecutive time slots, the SoC ramp rate is bounded by the constraint ΔSOCmax. Vloadrms is the RMS
voltage at the customer side; THDvst and THDist are the acceptable value of total harmonic distortion
in voltage and current, respectively; and f min-vfund and f max-vfund are the allowable limits in the load
voltage frequency deviation.
5. Proposed Power Management System for PHEVS/EVs
There are two main buses: DC and AC bus. The PHEVs/EVs CS is the major part of the AC bus.
Therefore, the bidirectional power flow between the CSs and the rest of the system, especially with the
grid, occurs via AC bus. The overall PMS consists of seven possible scenarios considered for a 24-h
cycle as depicted in Figure 6. Five PHEVS/EVs and BSS are the main actors which take part in the
PMS. Before explaining the PMS, one must know the following points which are considered during
the simulation.
• For the PHEVs charging, the PMS must to take power from BSS rather than the AC bus.
• Similarly, in the case of discharging of PHEVs, first BSS then the AC bus is used to take power
from the PHEVs.
• The PHEV owner will decide how much power he wants to transfer or receive.
292
Electronics 2018, 7, 156
Figure 6. Flow chart of the proposed PMS: (a) initial decision stage of the PMS; (b) PMS working at off
peak hours; and (c) PMS working at peak hours.
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5.1. Proposed Scenarios for the Charging Station PMS
To develop a proper power management at a CS, several possible scenarios are taken for one
complete day depending on the user preference and interest, as shown in Table 4. In a real-time scenario,
the power flow between grid and PHEVs depend upon the mutual understanding between them.
Table 4. Possible scenarios.
Scenario Description
1 No Cars in the CS (Empty CS)
2 Vehicles to AC bus
3 AC bus to Vehicles
4 BSS to AC bus
5 AC bus to BSS
6 BSS to Vehicles
7 Vehicles to BSS
5.1.1. Scenario 1 (No Cars in the CS or Empty CS)
This scenario was considered the normal situation. PHEVs are not present in the CS for charging
and BSS is fully charged.
5.1.2. Scenario 2 (Vehicles to AC Bus Line)
This case is the most likely and creates a promising opportunity in the form of V2G or
Vehicle-to-Home (V2H). In this scenario, the PMS first checks the availability of the charged PHEVs
and the BSS. If the charged PHEVs are available and are programmed to discharge their power and
the SoC of BSS is also greater than 90%, then the controller will allow the PHEVs to discharge to the
AC bus. This power is further transmitted to the grid or to the load. The owners of the PHEVs will
decide how much they discharge their PHEVs, which is automatically accomplished by the controller.
5.1.3. Scenario 3 (AC Bus to Vehicles)
In this situation, the controller first checks the SoC of the BSS. If the BSS is not available for PHEV
charging, then the AC bus power is used to charge the PHEVs. It is imperative to show that the
maximum power for the AC bus comes from RESs.
5.1.4. Scenario 4 (BSS to AC Bus)
It is also possible that there are no PHEVs in the CS and BSS is charged. The PMS controller will
allow the charged BSS to supply its power to the AC bus. Depending upon the choice, the power could
be transmitted to the grid or directly to the residential load. Regardless, it will reduce the overall stress
on the grid.
5.1.5. Scenario 5 (AC Bus to BSS)
This case is considered for the off-peak time. According to the proposed PMS, if there are no
PHEVs and all other loads are satisfied, then the AC bus will supply power to the BSS. The charged
BSS will reduce the burden on the grid during peak times.
5.1.6. Scenario 6 (BSS to Vehicles)
Those PHEVs that want to be charged from the BSS are covered in this mode. The proposed PMS
will allow the charged BSS to satisfy the required demands of the PHEVs.
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5.1.7. Scenario 7 (Vehicles to BSS)
In this case, the controller will allow the PHEV to transfer power to the BSS. All seven scenarios
are explained well during simulation.
6. Simulation Results
To evaluate the proposed PMS, simulations were performed in MATLAB/Simulink and the modes
of operation are verified. The simulation started at midnight and finished at midnight the next day, on
22 July 2017, in Islamabad, Pakistan. The simulation was performed on an hourly basis for the energy
available from the RESs, utility grid and accordingly manages the charging demand of PHEVs/EVs
and demand of residential load. The goal was to observe the response of the proposed system over a
long period of time including day and night cases. The PHEV/EV battery SOC was used to calculate
the charging time and charging energy when the vehicles enter the charging station.
It is important to mention that level 3 (DC fast charging) was used to charge the PHEVs/EVs
in this simulation. On fast charging, the vehicle battery takes approximately 30 min to fully charge.
The data used for simulation are shown in Table 2. The PV output power obtained by the fuzzy
controller is shown in Figure 7. The individual powers available from the PV, SOFC, MT, SC module
and the battery bank are shown in Figure 8. The total available power from the different energy
sources and the total demand including residential load, CS load and utility grid are shown in Figure 9.
To make the discussion simple, the net power available from the PV, SOFC, MT, SC module and the
battery bank is represented by P-RESs.
Figure 7. PV output power.
Figure 8. Individual powers of RESs.
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Figure 9. Power of all the energy sources and total demand in the proposed micro-grid.
During t = 0–2 h, it is obvious that the power delivered by the RESs exactly satisfies the total
demand. The CS is receiving power from both the RESs and grid, but a higher share of power comes
from the RESs, viz., the total demand of the CS in this interval is 100 kW in which the RESs’ share is
85 kW, while the utility grid provides 15 kW. In addition, it is noticeable that at this interval there is
no PHEVs/EVs present for the charging, therefore the total power received from the AC bus is used
to charge the BSS through DC-DC converter and its SOC increases from 40% to 60% (Scenario 5) as
shown in Figures 10a and 11. The charged BSS could help to reduce the stress on the grid during
the peak times. During t = 2–4 h, the CS need 40 kW power which is completely provided by RESs.
This power is utilized to charge the Mitsubishi i-MiEV and Nissan leaf vehicles and their batteries’
SoCs go from 50% to 65% and 30% to 90%, respectively (Scenario 3, Figure 10b,c). Most of the vehicles
come for charging at night due to the normal or low electricity price which could be used in rush hours
under the V2G scheme, e.g., during t = 4–7 h, Toyota Prius plug-in, Honda Accord Hybrid and Renault
Kangoo Z.E vehicles are charged from the AC bus. A total of 60 kW power is utilized to charge all
these three vehicles. Among 60 kW, the RESs contribute 38 kW, while the grid provides 22 kW.
Figure 10. State of charge of the BSS and PHEVs.
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Figure 11. SOC of the BSS/PHEVs and CS power using the proposed PMS.
The charging station demand is zero during t = 7–9 h (Scenario 1), hence, both the RESs and utility
grid are used to meet the residential load demand. Some of the discharged PHEVs/EVs wants to
discharge under the revenue opportunity scheme during peak times. For example, during t = 9–11 h,
Mitsubishi i-MiEV and Toyota Prius plug-in supply 40 kW power combined to the AC bus (Scenario 2),
which is then transferred to the grid through the CS inverter, as shown in Figure 10b,c and Figure 11.
Similarly, Renault Kangoo Z.E provides 20 kW to the AC bus during t = 12–13 h, which is
completely transferred to the utility grid because the RESs satisfy the residential load, as shown in
Figure 9. During t = 13–14 h, the residential demand increases and needs 5 kW. According to the
PMS, the required power is provided from the BSS. A total of 20 kW is transferred from the BSS to the
AC bus and thus the SoC decreases from 66% to 62% (Scenario 5). Out of 20 kW, the residential load
utilizes 5 kW, while the remaining 15 kW is sent to the utility grid via the CS inverter and thus the
total demand decreases.
Those PHEVs that want to be charged from the BSS are covered during t = 14–15 h, viz., Nissan
leaf has received power from the BSS (Scenario 6) and it increases from 65% to 75%, as shown in
Figure 10a,b and Figure 11. In this interval, the RESs first satisfy the residential load demand while the
remaining 10 kW power is sent to the utility grid. The demand of the CS is zero during t = 15–18 h,
therefore the RESs meet the residential load while the remaining excess power, i.e., 19 kW, is sent to the
utility grid. Figure 9 shows that the peak hours occur during t = 18–22 h, viz., the residential load is at
peak, the utility grid cannot provide the power due to the rush hours, and the RESs cannot meet the
residential load; therefore, the BSS provides 160 kW power to the AC bus. The AC bus then provides
85 kW to the grid while the remaining 75 kW power is utilized to satisfy the residential load demand.
Similarly, Scenarios 1 and 3 are repeated during t = 22–23 h and t = 23–24 h, respectively.
The power quality and grid stability parameters such as RMS load voltage, load frequency and
net power at AC bus are shown in Figures 12 and 13. The net power on the AC bus is zero, which
indicates that the overall system and grid are stable. The RMS load voltage, load frequency deviation
and DC bus voltage deviation are in limits according to the IEC61000 and IEEE 519-2014 standards.
The proposed PMS based on FLC is also compared with that based on PID controllers. Figure 14
illustrates the changes in the DC bus voltage obtained by both PMSs. The simulation results show that
the proposed FLC (denoted as black) has a faster response, smaller overshoot and maintains better DC
bus voltage compared to the standard PID controller (denoted as red).
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Figure 12. Power quality parameters.
Figure 13. Grid stability parameters.
Figure 14. DC bus voltage deviation: PMS based on FLC versus PMS based on PID controllers.
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7. Conclusions
Without proper management, the penetration of PHEVs in the transportation sector can cause
a burden on the distribution systems, especially when many PHEVs are connected to the grid at
peak-hours. To face this concern, the distribution system requires to be improved to carry new loads.
The enhancement of conventional grids to smart grids will create a proper management system to
control the PHEVs charging and avoid the distribution transformer from being overloaded. To further
increase the benefits of PEHVs, it is essential to take power from the RESs for the PHEVs charging.
This paper proposes a PHEVs/EVs CS structure using a high share of power from the RESs and proper
power management strategies. The proposed PMS managed the PHEVs charging in such a way that
their charging does not become a burden on the utility during peak hours. The paper also provides the
integration and coordination of different RESs. This paper shows that the PHEV charging demand
does not disturb the grid stability and power quality parameters of the proposed system.
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Abstract: Harnessing wind energy is the most rapidly growing amongst renewable energy sources.
However, because of its intermittency in nature, wind power results in unfavorable influences
on power system control, operation and stability. The voltage sag and flicker and grid frequency
fluctuation are significant in this regard. To minimize the effect of wind power fluctuations and other
contingencies on the grid frequency and AC-bus voltage, this paper presents a droop-fed vector
control strategy based variable speed pumped storage (VSPS) system comprising the doubly fed
induction machine. Modelling of the system is undertaken based on a phasor model technique.
The case study is made by considering the droop-controlled VSPS plant in a grid containing
conventional synchronous machines for hydropower and thermal power plants and an induction
machine wind farm. The performance is validated and analyzed using a MATLAB/Simulink platform.
The proposed droop-fed control model is compared with the conventional control strategy (without
being droop-fed) and tested to wind power fluctuations, start-up transients, load variations and
three-phase fault. The results show that the droop-fed vector control strategy of the VSPS plant
achieves better dynamic and steady state controlling responses for grid frequency and AC-bus voltage
in the power system than the conventional vector control scheme during wind power fluctuations
and contingencies.
Keywords: variable speed pumped storage system; droop control; vector control; phasor model technique
1. Introduction
Due to increasing environmental concerns and energy markets, wind power generation has
undergone rapid growth. In 2013, the world wind power production capacity was 318 GW and is
forecasted to reach 712 GW, 1480 GW, 2089 GW and 2672 GW by 2020, 2030, 2040, and 2050, respectively,
in a moderate scenario. China records the fastest growth in this regard [1,2].
Wind energy production is eco-friendly, sustainable, space efficient, incredible domestic potential,
has low operational cost, revitalizing to rural economies, etc. However, the major drawback of wind
power is its intermittency in nature over time, hence, significant wind power fluctuations can be
observed. For a power system even with moderate wind power penetration, the fluctuations should
be mitigated, otherwise this may lead to substantial deviations in the grid frequency [3], voltage sag
and flicker at the grid buses [4], steady state voltage deviation, even equipment damage and system
collapse at large. A study in [5] shows that the variable speed pumped storage (VSPS) system can
improve the steady state operations and dynamic stability of the power system. Having dependable
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features, the VSPS plant can play a key role in stabilizing the dynamics and transients of the grid
affected by wind power fluctuations and other contingencies [6–11].
So far, many works have been done on the control strategies doubly fed induction machine in
doubly fed induction machine (DFIM) based applications. Vector control strategy is predominantly
taken into account in this regard. According to the references [8,9,12–16], the very common applicable
vector control strategies implemented in DFIM are field oriented control (FOC) and direct torque
control (DTC).
Based on the concept of the DTC, the direct power control (DPC) strategy is adopted. DPC is
applied in an electrical machine field and has been widely studied. In DPC, the control of the real and
reactive instantaneous power is independent, direct and simple [17,18]. It is noted that DPC has noble
features than FOC particularly in the variable speed application [13,16,19]. Moreover, a comparative
study between DPC and FOC strategies for doubly fed induction generator (DFIG) has been conducted
in [19] and attempts to assure having lower computational complexity and machine model dependency,
direct controllability of active and reactive powers, very good transitory response and lower overall
implementation complexity than FOC. DPC is also characterized by its fast dynamic response against
parameter variations and it does not utilize a rotor current control loops. In the DPC strategy,
the estimations of active and reactive powers are carried out using current measurements, and directly
controlled with hysteresis controllers and a switching table [12,14].
On the other hand, DPC has drawbacks compared to the FOC strategy. It has high ripples of
active and reactive powers, high switching frequency which presents a high harmonic distortion of the
generated currents, and provides warming-up of the silicon switchers [16]. Based on the comparative
study in [16], it is hardly to state on the superiority of DPC versus FOC owing to the balance of the
merits of them.
Regardless of its types, DPC or FOC, vector control confirms the higher level performance
improvements in grid frequency and AC-bus voltage regulation with the implementation of the phasor
model technique. However, the study of vector control in DFIM based VSPS application with the
implementation of the phasor model technique is limited. The frequency regulator based on DPC
implemented in a full-size converter fed synchronous machine was, for example, conducted in [8],
but DFIM would be better advantages than synchronous machine in the implementation of VSPS plant
for its efficiency and control [20]. The reference [13] also attempts to explore DPC in DFIG based wind
power system. The DPC in [11] was also studied for the application of DFIM-based VSPS system with
emphasis on converter topology study. Implementing an H-bridge cascaded multilevel converter for
VSPS based on a stator voltage FOC strategy has been presented in [9] for suppressing the effect of
a wind farm power fluctuations. Moreover, power filtering algorithm solution control approach was
proposed in [3] to regulate the deviations of the grid frequency caused by wind power fluctuations.
DPC is also studied in [11–16,19] and FOC is in [16,19] as well. The aforementioned works have
not considered the phasor model simulation technique as significantly important in the large power
system stability and control analysis where simulation time and computational storage are very critical.
Since the electromagnetic transients are not of interest, the dynamic simulation time is highly reduced
in the phasor model technique because the sinusoidal voltages and currents are replaced with phasors
expressed in polar form. Implementing a phasor model in any linear system is also an advantage
in that since the studies of a small-signal stability are based on eigenvalue analysis of the linearized
power system, the eigenvalue analysis is complemented with dynamic simulations of the non-linear
system [21,22]. Nevertheless, when implementing a phasor model technique in the DFIM application,
grid frequency controlling is challenging. In the phasor model technique, the grid frequency is fixed
to a constant value. It is difficult to develop a phasor locked loop which is used to synthesize the
frequency. Thus, the grid frequency control is made through the active power control strategy which is
an open loop control scheme for the frequency as shown in Figure 1. As a result, the responses in the
grid frequency lack dynamic performances especially during contingencies [23].
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Figure 1. Open-loop frequency and AC-bus voltage control through the power control strategy.
On the other hand, the frequency has a droop characteristic with active power in the converter
system. Due to the imposed frequency droop, the converter will respond to the decrement of the
frequency by increasing the inverted power or by reducing the rectified power. So, the frequency
droop is estimated per unit increment of rectified power to be fed to the closed control system.
Since a change in the converter power results in a change in DC voltage level, a frequency decrement
will be manifested as decrement in DC voltage level in an AC/DC interface system which in turn
results in demanding a power flow compensation [24]. Therefore, this problem can be resolved by
incorporating a synchronous machine in the power grid system helping to get the measured and
estimated frequency to the VSPS control system since the rotor speed of the synchronous machine is
the same as the grid frequency with a proportion factor.
Regarding voltage regulation, the AC voltage can be controlled either by reactive power control
or constant voltage control. Considering the reactive power PI control, the steady state deviation
of AC voltage can be observed. For a constant voltage control strategy, generating or absorbing
reactive power by the VSC converter is distorted during disturbances, hence leading to significant
voltage sag and flicker and steady state voltage magnitude deviations. Therefore, combining these
strategies together provides droop based power control resulting in fast dynamic control response and
minimized error in steady state values. Therefore, droop controllers are to be incorporated as the input
of reactive power PI control (outer loop controller) of the conventional vector control strategy.
Hence, this paper presents a droop-fed vector control strategy based VSPS system for the
reduction of wind power fluctuation and other contingencies impact on grid frequency and AC-bus
voltage to resolve the steady state and dynamic performance problems stated in the aforementioned
papers. The converter employed is the three-level neutral point clamped voltage sourced converter
(NPC-VSC). Due to its novel features to the VSPS plant, the DFIM is deployed. To validate the
performance of the proposed system, a phasor model simulation technique is developed and analyzed
in a MATLAB/Simulink platform. The performances of the proposed system are made by comparison
with the conventional method. The VSPS grid connected system consisting of hydropower and thermal
power with synchronous machine and wind farm with induction generator is presented for a case study.
The results show that the proposed VSPS control strategy achieves better performances in the dynamic
and steady state responses of the grid frequency and AC voltage than the conventional strategy.
2. Materials and Methods
2.1. Basic Concepts of Droop Vector Control System
2.1.1. The Vector Control
Vector control is strictly defined as a variable frequency drive control method in which the stator
currents of a three-phase AC electric motor are identified as two orthogonal components that can be
visualized with a vector [25]. One of the two components states the torque and the other magnetic
flux of the machine. From the flux and torque references, the drive control system calculates the
corresponding current component references. To keep the measured current components at their
reference values, typically PI controllers are used. A single-variable scalar (V/f) control will be
universally displaced by the vector control strategy due to increase of the microprocessors vector
control computational power. It is applicable to both induction and synchronous machines.
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The very common applicable control strategies named FOC and DTC are categorized under
vector control scheme [8,16]. They are different on the operation principle but their objectives are the
same. Both of them aim to control effectively the machine torque and flux, and have been successfully
implemented [16]. The FOC controllers move the stator field so that it is perpendicular to the rotating
rotor field. The FOC is an attractive control method but it also has a drawback. The precise knowledge
of the motor parameters are, for example, mandatory. It is particularly difficult to measure precisely
with a varying temperature. The DTC, which is a more robust control scheme, provides for estimating
the stator flux and electric torque of the machine from terminal measurements in the stationary
reference frame. The DPC strategy adopted based DTC was initially developed in 1998 [26] and
implemented to DFIG in 2006 [12]. A DPC is characterized by its fast dynamic response against
parameter variations and it does not utilize a rotor current control loops. The DPC also has drawbacks
with high ripples of active and reactive powers, high switching frequency of which presents a high
harmonic distortion of the generated currents, and provides warming-up of the silicon switchers [16].
2.1.2. The Droop Control
The main concept of droop control is to build an additional VSC-DC link frequency and AC
voltage control on top of the state-of-the-art frequency and AC voltage control approach to provide
virtual reserve through VSC-DC link systems. In case of the power change due to load or supply
variation, the droop characteristics of grid frequency and AC voltage is observed in the VSC-DC link
based system performance as is strongly related to change of power.
The frequency control structure given in Figure 2 provides a governor like droop behavior through
active power loop. If there are generating units in the power system, the load sharing is determined by
the frequency droop of each power generating unit, which is defined as R = Δω/ΔP. For two power
generating units with frequency droops R1 and R2, the following relationship is established for the
power output ΔP1 and ΔP2:
ΔP1
ΔP2
=
R2
R1
(1)
The power generating unit with smaller frequency droop shares more loads in the power system.
Accordingly, the frequency droop of the VSC-DC link with the proposed frequency controller can be
expressed as
Δ f =
1
K f
(Pre f − P) (2)
where Kf is the droop constant.
Likewise, if two or more alternating-voltage-controlling units are connected to a common bus in
the power system, the alternating voltage controls should be coordinated to avoid hunting between
the units. The transformer used in the application of VSC is to transform the grid or load bus
voltage to a suitable voltage. Nevertheless, the VSC-based system performance is affected due to
voltage droops of the transformer [27]. Thus, instead of controlling the alternating voltage of the
point-of common-coupling (PCC), the VSC-DC link and the synchronous generator both control
voltages between their own terminal/filter-bus voltages and the voltage of the PCC to give a droop
characteristic to their alternating-voltage controls. So, the virtual inertia is provided through the
reactive power or AC voltage control loop of the VSC system. Since the voltage is strongly related to
the reactive power generation or absorption, its droop needs to be compensated via a reactive power
control loop as shown Figure 2.
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Figure 2. The block diagram of the droop control.
2.2. The Proposed System Modelling
The structure of the proposed system in this paper is illustrated in Figure 3. As shown in the
figure, the DFIM of the VSPS is configured in such a way that the rotor is connected with the rotor side
NPC-VSCr and the stator is connected with the grid, whereas the grid side NPC-VSCg is connected
with the grid through the coupling inductor. Details are explained in [23]. The wind farm is also
connected to the grid with the conventional machine. The control structure is hierarchical having
inner loops (current PI controllers), outer loops (power PI controllers) and droop controllers (frequency
droop controller and AC voltage droop controller).
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IG
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Figure 3. Structure of droop-fed vector control strategy for the NPC-VSC topology of the VSPS-wind-
grid integrated system.
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2.3. Machine and Converter Modelling
Detailed modelling of the hydraulic-turbine, the DFIM and the NPC-VSC is presented in [23]
and the wind farm also in [15] by the same authors. This paper focuses on developing the control
strategy of the VSPS in the wind-grid-integrated system for analyzing the dynamic behavior and
performance of controlling the grid frequency and AC-bus voltage during the fluctuation of wind
energy and other contingencies.
2.4. Control Modelling in MATLAB Platform for Dynamic and Steady State Analysis
Referring to [15,23], we have the stator power equations and the dynamics equations of the
induction machine fluxes in (3) and (4) respectively.
Ps = 1.5(vqsiqs + vdsids)
Qs = 1.5(vqsids − vdsiqs)
(3)
dΨds
dt = Vds − Rsids − ωsΨqs
dΨqs
dt = Vqs − Rsiqs + ωsΨds
dΨdr
dt = Vdr − Rridr + (ωs − ωr)Ψqr
dΨqr
dt = Vqr − Rriqr − (ωs − ωr)Ψdr
(4)
Based on the detail works in [23], from (3) and (4), the stator power (Ps, Qs) is determined and
expressed as a function of the rotor dq-axis current.
Ps = 1.5Vs(Lm/Ls)iqr
Qs = 1.5Vs[(Ψs/Ls)− (Lm/Ls)idr]
(5)
Equation in (5) implies the independent control of the real power and reactive power in the
application of a DFIM-based VSPS system, and equations in (6) have been also derived based on the
assumptions taken; a voltage drop across stator resistor being very small compared to the grid voltage
and a magnitude of stator flux fairly constant.
Vqr = Rriqr + L∗r
diqr
dt + (ωs − ωr)(Lridr + Lmids)
Vdr = Rridr + L∗r
didr
dt − (ωs − ωr)(Lriqr + Lmiqs)
(6)
where L∗r = Lr − (L2m/Ls) and Vqr and Vdr are feed-forward voltages to the controller.
Thus, the dynamics of the rotor dq-axes currents are controlled by developing the PI control loops
from (6) which in turn are used to control the stator active power which is the function of rotor dq-axes
current as equated in (5). However, dynamics of idr and iqr are coupled due to the presence of the terms
Lr(ωs − ωr) in (6). Since the VSC controls the DFIM rotor terminal voltage, as stated in (6), iqr and idr
are to be related to the new control inputs uqr and udr. To decouple the dynamics, the new control
inputs are introduced and is redefined as in (7).
uqr = Vqr − (ωs − ωr)(Lridr + Lmids)
udr = Vdr + (ωs − ωr)(Lriqr + Lmiqs)
where udr = L∗r
didr
dt + Rridr
uqr = L∗r
diqr
dt + Rriqr
(7)
On the other hand, in the grid side of NPC-VSCg converter, the PI control of DC voltage in the
DC link is deployed for regulating the proper active power exchange between the converter and the
grid on the outer loop whereas PI current controller is used on the inner loop. But, reactive power
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exchange is usually set to zero [28]. The mathematical model design is made by the equation in (5)
denoting the voltage equations across the coupling inductor.
Vdg = Ridg + L
didg
dt − ωsLiqg + Vds
Vqg = Riqg + L
diqg
dt + ωsLidg + Vqs
(8)
where R and L are the coupling inductor resistance and inductance respectively; and Vdqg and Vdqs are
control inputs and disturbance inputs respectively.
Similarly, iqg and idg are to be related to the new control inputs uqg and udg and (9) is redefined as
udg = Vdg + ωsLiqg − Vds
uqg = Vqg − ωsLidg − Vqs
where udg = L
didg
dt + Ridg
uqg = L
diqg
dt + Riqg
(9)
Thus, from (7) and (9), the rotor and grid current control loops (inner loops) are developed. Both current
controllers are supported by feed forward terms predicting Vdqr and Vdqg. The dynamics of the DC voltage
in the DC link is defined by (10). The converters and DC-link are assumed to be lossless.
dVdc
dt
=
1
C
idc =
1
CVdc
(Pr − Pg) (10)
where C and Vdc are the DC link capacitance and DC voltage respectively. Pg and Pr are active power
flow in the grid and rotor side of the converters respectively.
The power equations of (3) also hold for a grid side power flow and denoted by (11).
Ptg = 1.5(vqgiqg + vdgidg)
Qtg = 1.5(vqgidg − vdgiqg)
(11)
2.5. Control of Active and Reactive Power for Rotor Side Converter
Active or reactive power is controlled by the rotor side converter which connects rotor windings
and DC link. This converter offers a proper AC excitation for the windings of the rotor that provides
the stator windings proper active power.
2.5.1. Active Power Control
Controlling of active power can ensure controlling of system frequency. So as to keep the grid
frequency constant, synchronous generators, for example, can have a permanent droop control loop in
the turbine control. It is dedicated to adjust the active power balance between the production and the
consumption of the system. On the other hand, implementing the primary frequency control in the
DFIM-based VSPS unit, which is critically important, controls the active power flow of the system.
In this application, a vector control strategy is employed to have fast dynamic response and lets the
control system compensate effectively during contingencies. Even if this is a limited control scheme
that is placed in the VSPS unit, the significant output that is an adjustable and nearly constant power
flow can be seen from the network of the power system as far as the VSPS operates within the specified
limits. The power command Popt of the control system of the VSPS is determined from the capacity
of the VSPS unit and its efficiency. An external set point, Pset which is the input to the power control
system, in this regard, should be assumed for the VSPS. The set point depends on the VSPS capacity
and the situation of the power grid. The value of this set point is dedicated to optimize the system
energy balance and update relatively with slow rate. The main concern is, however, to control the
contingencies and regulate the VSPS power for mitigating the impact on the grid stability.
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As illustrated in Figure 3, the rotor-side converter control is modelled in two stages. The first
stage is power (PQ) control (the outer loop) in that the active/reactive power tracks the respective
reference. This loop provides dq-axis reference currents for the second stage (the inner loop). The inner
loop is technically a current control offering dq-axis reference voltage for modulation and injected to
the converter. PI controllers with limiters are applied in both control stages.
The model design of the active power control of the rotor side converter is presented as follows.
Referring to the voltage equations in (4), we have the mathematical equations of (6). From (6), the rotor
electrical dynamics model is determined based on the system equations and representing two decoupled,
first-order subsystems. It can control idqr by udqr, in turn, udqr can be delivered by corresponding PI
compensators. The compensators process the current errors and provides udqr. The control plants in
dq-axis current-control loops are identical. Therefore, the corresponding compensators can also be identical.
Thus, the compensator can be a simple proportional-integral (PI) compensator, Ki(s) to enable tracking of
a respective reference. The compensator is defined by
Ki(s) =
Pis + Ii
s
(12)
Thus, the loop gain becomes
(s) =
(
Pi
L∗r
)
s + Ii/Pi
s + Rr/L∗r
(13)
Due to the plant pole at s = −Rr/Lr*, which is fairly close to the origin, the magnitude and the
phase of the loop gain start to drop from a relatively low frequency. Thus, the plant pole is first canceled
by the compensator zero s = −Ii/Pi, and the loop gain assumes the form  = Pi/L∗r . Then, based on
the plant function, Gi(s) = 1/(L∗r s + Rr) developed from (7) and considering the compensator Ki(s) in,
the closed-loop transfer function becomes;
Idqr(s)
Idqr−re f (s)
= Gic(s) ≈ 1τ∗s + 1 if Pi = L
∗
r /τ
∗ and Ii = Rr/τ∗ (14)
where Pi and Ii are proportional and integral gains and τ∗ = L∗r /Rr. The gains are determined and
tuned based on the control stability theory. The control structure of the inner loop is illustrated in
Figure 5a.
From Equation (14), the q-axis rotor current as a function of its own reference value is obtained.
Iqr(s) = Gic(s)Iqr−re f (s) (15)
Multiplying both sides of (15) by 1.5 VsLm/Ls, we get
1.5VsLm/Ls Iqr(s) = Gic(s)1.5VsLm/Ls Iqr−re f (s) (16)
Therefore, based on Equation (5), from (16), we can deduce (17).
Ps(s) = Gp(s)Ps−re f (s) (17)
From these relationship, we can have the block diagram of Figure 4.
Ps-ref Gi(s)
Ps-measiqr-ref iqr 1.5VsLm/Ls(2/3)Ls/VsLm
Figure 4. Control block diagram of the vector controlled DFIM for active power control loop.
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Thus, plant function Gp(s) is defined by multiplying Gic(s) with 1.5 VsLm/Ls i.e., Gp(s) =
1.5VsLm/Ls(L∗r s + Rr). Accordingly, the closed loop active power control is developed as shown in
Figure 5b. The PI control of Kp(s) of Figure 5b processes the error signal ep and provides the reference
current iqr-ref and defined by;
Kp(s) =
Pps + Ip
s
(18)
where Pp and Ip are proportional and integral gains. The open loop transfer function becomes;
Gpo(s) =
(
K
(Pps + Pi)(Ips + Ii)
L∗r s3 + (Rr + Ip)s2 + Iis
)
(19)
where K = 1.5 VsLm/Ls. We used the symmetrical optimum method to determine the control gains
(Pp and Ip) since the open loop transfer function has a pole at the origin. This method optimizes the
system’s control behavior. Thus, the inner current loop with wider bandwidth of 2.4 Hz than the outer
power loop with 1.11 Hz is designed.
 
(a) (b) 
idqr-ref
Gi(s)Ki(s)
    
+
    -
idqr-measedqr udqr Ps-ref Gp(s)Kp(s)
    
+
    -
Ps-measiqr-refep
Figure 5. The PI control structure of the NPC-VSCr: (a) the current controller (inner loop); (b) the active
power control (outer loop).
Permanent droop should be included in this control as active power in DFIM is controlled by the
converter. In dominant wind farm power production fluctuations, the response of the power system to
contingencies is highly improved if a frequency droop control scheme is included in the active power
control loop. The power transfer within the DC-link can be modulated by a frequency droop control.
It can be modelled as an additional signal that is added to the active power reference Pref in Figure 6.
According to Figure 6, the difference between actual and reference frequency is forwarded to
a proportional controller which defines permanent droop. The proportional output is added to the signal of
the active power Pset and the optimized output power Popt from the induction machine and the sum of them
presents the active power reference Pref for the PI active power control in the outer loop.
The optimized power Popt is the very beginning reference power of the VSPS control system
which is determined by considering the capacity of the hydraulic turbines of the VSPS plant along
with its losses. Since the plant is a variable speed scheme, the control system enables to adjust and
regulate the plant when the power variation occurs in the grid. Thus, we can add the power command
ΔPwind = Pwind − Pset to the VSPS power control unit and to be compensated. Pwind is the wind farm
power measured which is subject to the fluctuation due to its intermittency. Then, it is designed for
the converters to offer frequency support to the grid. This control structure provides a governor-like
droop behavior through active power flow. The droop-type control is built based on the concept of
power synchronization control in which grid synchronization is achieved regardless of a dedicated
synchronization unit [21]. This droop-type control system provides a DC link with frequency droop
characteristic. For other power generating units in the grid system, the load sharing is possible.
Hence, with the additional power command ΔPf due to change of frequency caused by all
contingencies to the VSPS active power control system, improvement of the dynamics performance of
the power system can be ensured, and (20) is accordingly determined.
ΔPf = K f ( fre f − fgrid) (20)
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where Kf is the droop constant, fref is the reference frequency in which 50 Hz applied in this paper,
and fgrid is the grid frequency measured and estimated from the rotor speed of the synchronous
machine in the same grid.
    
+
    -
    -
+
    +
Wind farm
Power  Balance 
&
Optimization
Power losses
Tracking the optimal power 
of hydraulic turbine
ΔPf
fgrid
fref
Popt Ps-ref
Gp(s)Kp(s)
    
+
    -
Ps-meas
PI-control
Power dynamic 
model
ΔPwind    -
+
    
Pwind
Pset
ep iqr-ref
Figure 6. A rotor-side converter of active power control structure.
2.5.2. Reactive Power Control
The same procedures following as in the active power modelling section, the reactive power
control system is developed. From the Equations (5), (14) and Figure 5, the model (21) is determined.
Qs(s) = Gq(s)Qs−re f (s) (21)
Hence, the dynamic model for the reactive power control of rotor side converter VSC-NPCr is
developed, and the PI control of Kq(s) is defined in (22).
Kq(s) =
Pqs + Iq
s
(22)
The rotor side converter provides the proper reactive power of stator windings as stated above.
Therefore, in order to keep the AC-bus voltage constant, i.e., to adjust the generation and absorption
of the reactive power in the converter, additional signal should be included to the reference reactive
power. With load compensation, referring Figure 7, for parallel connected voltage control units, the
magnitudes of the resulting compensated voltages can be given by
Vt−SG = eSG + kSG(RSG + jXSG)iSG
Vt−vsc = evsc + kvsc(Rvsc + jXvsc)ivsc
(23)
VSC
SG
RSG+jXSG
Rvsc+JXvsc
eSG
evsc
P, Q
Vt-SG
Vt-vsc
iSG
ivsc
Figure 7. Voltage droop control for parallel connected voltage-control units.
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In order to provide appropriate AC voltage in the network, for example, the DFIM reactive power
can be properly controlled. This control can be accomplished based on the control structure presented
in Figure 8. This figure indicates that the difference between actual AC voltage Vmeas and reference AC
voltage Vref of the AC grid is integrated and added to the reactive power set signal Qset and the sum of
both signals presents the reference of the reactive power Qref for the PI reactive power control on the
outer loop of the VSPS control system provided in the rotor side.
From (23), the voltage-reactive power relationship of Equation (24) with the droop constant Kac
is derived.
ΔQvsc = Kac(Vre f − Vmeas) (24)
The voltage control structure through the reactive power control loop is illustrated in Figure 8.
    
+
    -
    
+
    +
Qset
ΔQac
Vac-meas
Vac-ref
Qs-ref
Gq(s)Kq(s)
    
+
    -
Qs-meas
PI-control
Power dynamic
 model
eq idr-ref
Figure 8. A rotor-side converter of reactive power control structure.
2.6. Control of Active and Reactive Power for Grid Side Converter
The reactive power on the grid side converter is controlled by a PI controller by setting its reference
value zero. Whereas the proper active power exchange between the converter and grid is controlled
through the PI control of DC voltage in the DC link.
For control design purposes, the d-axis is supposed to be set in phase with the voltage across the
resistor. Thus, the d-component of the voltages in d-q coordinates becomes vdg and zero that of vqg.
So, the power equations of (11) is deduced by (25).
Ptg = 1.5vdgidg
Qtg = −1.5vdgiqg
(25)
Ignoring the losses and harmonics due to switching in the converter, the real power balance
equation on the grid side can be given by:
Ptg = 1.5vdgidg = Vdc Idc (26)
Equation (26) implies that the DC-bus voltage is likely and independently controlled by controlling
the d-axis current idg.
The objective of the active/reactive power controller of the VSC system is to regulate the
active/reactive power exchange between the converter and the AC grid. In this controller, for the sake
of mathematical formulation, it is supposed to be the DC side of the VSC is connected to an ideal DC
voltage source that dictates the DC-bus voltage as shown in Figure 9.
312
Electronics 2018, 7, 108
Psg-ref
Power
source
 
The VSC-NPCg -
idciext
iloss
Vasg
Vbsg
Vcsg
Vdc
Pext Pdcg Ptg Psg
Inner loop (current) controllerI  l  ( ) ll
Reference
current
calculation 
f  
l l i  
Qsg-ref
VabcgVdqg
iabcgidqg
idg-ref
iqg-ref
Vdc Modulation and 
referencing
Vdqg
Vdqg-conv
LRVatg
Vbtg
Vctg
DC-Voltage controller- l  ll
 
Figure 9. Simplified schematic diagram of the controlled DC-voltage power port of a three-level
NPC-VSCg.
According to Figure 9, any power imbalance within the outlined area results in excursions
(and potential instability) of the DC-bus voltage since there is no DC voltage source in the VSC system.
Thus, the DC-voltage Vdc of the grid port requires proper regulation. Pext(t) cannot be controlled by the
VSC system since it is typically an exogenous signal. Thus, to ensure the power balance exchange, Pdcg
must be controlled through the VSC system. Based on Figure 9, the power balance is expressed by (27).
Pext − Vdciloss − ddt (
1
2
CgV2dc) = Pdcg = Vdcidc (27)
However, for a three-level NPC-VSC, the DC bus effective capacitance is half each of its DC-side
capacitors. Ignoring the power losses related to the IGBT resistance ron and substituting for Pdcg = Ptg
and rearranging the resultant, (27) is rewritten as (28).
Pext − Vdciloss︸ ︷︷ ︸
Ploss
− d
dt
(
1
2
CgV2dc) = Ptg (28)
where Ptg is the power at the AC-side terminal of the VSC. Equation (28) represents a power balance
and describes a dynamic behavior of Vdc of a system in which V2dc is the output state variable, the Ptg
is the control input, and Pext and Ploss are the exogenous inputs. Cg is the capacitance for smoothing
the DC-bus voltage ripples.
Similarly, taking into account the system on the rotor side converter encompassing Cr,
the following equation holds.
d
dt
(
1
2
CrV2dc) = Pdcr − Vdcilossr︸ ︷︷ ︸
Plossr
− Pext (29)
Ignoring the power losses related to the IGBT resistance ron, AC-side terminal power is equal to
the machine rotor power Pr = Pdcr. Adding (28) and (29) together, the Equation (30) is found.
d
dt
(
1
2
CeqV2dc) = −Ptg − Ploss + Pdcr (30)
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Equation (30) describes a power-balance dynamic equation for the capacitance Ceq = Cr + Cg,
which is subjected to the (relatively small) discharging power Ploss = Vdc (ilossr + ilossg) the (widely
variable) charging power Pdcr, and the (controllable) discharging power Ptg.
Starting with the voltage equation across the coupling inductor from Figure 6, we have
L
di
dt
= −Ri + Vtg − Vsg (31)
The control input Ptg is expressed in terms of Psg and Qsg since the VSC system of Figure 9 enables
to control Psg and Qsg. Multiplying both sides of (31) by (3/2)i∗ (i∗ is the conjugate of i), we obtain
3L
2
Re{ di
dt
i∗} = −3
2
Rî2 +
3
2
Re{Vtgi∗} − 32Re{Vsgi
∗} (32)
Rearranging and solving (30) for Ptg = (3/2)Re{Vtgi∗} and Psg = (3/2)Re{Vsgi∗}, we get
Ptg = Psg +
3
2
Rî2 +
3L
2
Re{ di
dt
i∗} or Ptg = Psg + 32 Rî
2 +
3L
4
dî2
dt
(33)
Practically, R is a small resistance and its absorbed power is negligible compared to Ptg and
Psg. However, during transients, the power absorbed by the coupling inductor can be significant.
So, L must be adequately large to suppress the switching harmonics. Furthermore, since the current
controllers in dq-axis frame are fast, i can undergo rapid phase and amplitude changes, during the
real/reactive-power command tracking process.
From the power equation, we have
Psg + jQsg =
3
2
(Vsgi∗) or P2sg + Q2sg =
9
4
V̂2sg î
2 (34)
Solving (34) for î2 and substituting in (33), Equation (35) is derived
Ptg ≈ Psg +
(
2L
3V̂2sg
)
Psg
dPsg
dt
+
(
2L
3V̂2sg
)
Qsg
dQsg
dt
(35)
Substituting (35) in (30), Equation (36) holds.
dV2dc
dt =
2
Ceq
[
−Ploss + Pdcr − Psg − (
(
2L
3V̂2sg
)
Psg
dPsg
dt +
(
2L
3V̂2sg
)
Qsg
dQsg
dt )
]
(36)
Equation (36) describes the dynamics of V2dc; Psg is the control input, Qsg are the disturbance inputs.
Thus, to control V2dc, one can form the control scheme shown in Figure 8, which consists of an inner
control loop nested inside an outer loop. The outer loop compares V2dc with its reference value, processes
the error by a compensator, and delivers Psg-ref to the inner control loop. The inner control loop is
basically the current controller which regulates its reference value calculated from the Psg-ref of the outer
loop controller.
Since the control plant is nonlinear, Equation (36) should be linearized about the steady
state real power flow operating points based on [29], and thus, designing Gdc(s) accordingly.
So, Psg0 = Pext − Ploss ≈ Pext0; and (36) is linearized as
dṼ
2
dc
dt =
2
Ceq
[
−P̃ext − P̃sg −
{(
2L
3V̂2sg
)
Psg0
dP̃sg
dt +
(
2L
3V̂2sg
)
Qsg0
dQ̃sg
dt
}]
(37)
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where ~denotes small-signal perturbations. The time domain of (37) is transformed into Laplace
domain resulting in a control plant transfer function as
Gdc(s) =
Ṽ2dc
P̃sg
= −
(
2
Ceq
)
τs + 1
s
(38)
where τ is the time constant defined by
τ =
2LPsgo
3V̂2sg
(39)
where L, Psg0 and V̂sg are respectively the coupling inductance, (steady-state) real power flow and
grid-side AC voltage magnitude.
As per Equation (39), if Pext0 is small, τ is insignificant and the plant is predominantly an integrator
since τ is proportional to the real-power flow Pext0 (or Psg0). τ brings a phase shift in Gdc(s) when Pext0
increases. In the inverting operation mode where Pext0 is positive, τ is positive and adds to the phase
of Gdc(s). However, in the rectifying operation mode where Pext0 is negative, τ is negative and reduces
the phase of Gdc(s); a larger absolute value of Pext0 results in a smaller phase of Gdc(s). Based on (38),
the plant zero is z = −1/τ. Therefore, a negative τ corresponds to a zero on the right-half plane, and the
controlled DC-voltage VSPS represents a non-minimum-phase system in the rectifying operation mode.
Thus, the phase reduction associated with the non-minimum-phase zero has a detrimental impact on
the closed-loop stability.
Taking into account of system model linearization, the PI controller parameters are chosen around
the operating points. For the model linearization, the point of a reference is obtained by specifying
a reference input Vdc−re f . The control structure is depicted in Figure 10a.
 
(a) (b) 
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+
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idqg-measei Vdqg
Figure 10. The control structure for grid side converter of NPC-VSC: (a) the DC-bus voltage control
(outer loop) structure; (b) the current control (inner loop) structure.
The compensator Kdc(s) is designed to guarantee an adequate stability margin even if the steady
state operating point changes. It is designed based on the plant function of (36) in which V2dc
is impacted by Pext and Ploss under the steady state and transient conditions. The feed-forward
compensation can reduce the impact of Pext. However, the feed-forward compensation is hardly
effective to mitigate the impact of Ploss due to uncertainty of the measurement and estimation of Ploss.
Therefore, Kdc(s) must have an integral term (Idc) to eliminate the steady state error of V2dc caused
by Ploss. Because of a presence of an integral term in the control plant and to ensure an adequate
phase margin and stability, a proportional term (Pdc) must be included in the Kdc(s). Hence, the PI
compensation Kdc(s) of Figure 9a is defined by (40).
Kdc(s) =
Pdcs + Idc
s
(40)
where Pdc and Idc are respectively proportional and integral constants of the PI controller.
The control of the inner loops in the grid side converter is designed based on the voltage dynamics
equation of (8) by following the same procedure as of the rotor side. The inner loop current controllers
which are identical due to identical dynamic model are dedicated to control both active and reactive
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power idg for active power and iqg for reactive power. Hence, PI control structure of the inner loops
shown in Figure 10b is developed.
The PI controller compensation Kig(s) and the inductor coupling dynamic model Gig(s) of Figure 9b
are derived and given by (41) and (42) respectively.
Kig(s) =
Pigs + Iig
s
(41)
Gig(s) =
1
τs + 1
; τ = L/R (42)
where Pig, Iig; L and R respectively proportional and integral constants; inductance and resistance of
the coupling inductor.
2.7. Measuring and Estimation of the Grid Frequency
The grid frequency can be detected or measured through a phase-locked loop (PLL) which is
a nonlinear feedback system that generates an output signal whose phase is related to the phase of
an input signal. A basic advantage of PLL is to synthesize the grid frequency in a power system.
In a phasor model, however, the PLL is ignored. In this method, the sinusoidal voltages and
currents are replaced by phasor quantities (complex numbers) at the system nominal frequency
(50 Hz). As a result, measuring of a frequency for controlling is, in a phasor model technique, critically
challenging. As stated above, frequency is regulated in an open loop way through the active power
control system and, in turn. the dynamic stability of the frequency during contingencies is not ensured.
Therefore, a method to synthesize the frequency is proposed in this paper and presented as follows.
In the basic operation principle of a synchronous machine, the rotating magnetic field of the stator
is synchronously moving with the speed of the rotor. The frequency of the power system in which the
synchronous machine connected to is the number of cycles per second in an alternating current sine
wave of the rotating magnetic field of the stator. Its value is practically 50 Hz or 60 Hz. The frequency
and the rotor speed are linearly related in the synchronous machine. It is given as
f =
p
120
n (43)
where f, p and n are respectively electrical frequency in Hz, number of poles and rotor speed of the
machine in rpm
From (43), it is deduced that the per-unit (pu) values of the frequency and rotor speed are equal,
i.e., fpu = npu. Thus, taking the pu values of the rotor speed as the pu values of the frequency is
practically acceptable. Therefore, the rotor speed is measured and estimated from the synchronous
machine and synthesized into the input of the frequency droop controller of the VSPS plant which
contains the doubly fed induction machine.
2.8. Voltage Modulation and Converter Reference Voltage
The self-commutated VSC converter is a fast and controllable converter for AC/DC interface
applications. One type of VSC converters is a three-level NPC power converter which contains three
arms with each four switching components with antiparallel diodes and two NPC diodes. Since this paper is
engaged to validate the performance of the proposed system in accordance with the phasor model technique,
the following assumptions are taken: the power losses in the converters are neglected and the switching
dynamics can be also neglected because the frequency of a pulse width modulation in NPC-VSC is much
greater than the frequency of the grid [30]. Hence, modulated and converter reference voltages of the VSCs
in this paper are denoted by the equivalent phasor model equations and obtained accordingly.
The modulated voltages of the rotor-side converter are given in (44).
mdqr =
∣∣∣(2/Vdc)Vdqr−re f ∗ Vnom√2/3∣∣∣ (44)
316
Electronics 2018, 7, 108
where Vdqr_ref* is the feed-forward voltage in pu value and Vnom is the RMS nominal voltage of the
VSPS plant. The converter control voltage is defined by
Vdqr−cont =
∣∣∣mdqr∣∣∣∠(θs + θr +∠Vdqr) (45)
where ∠Vdqr is an angle obtained from the feed forward voltages.
Similarly, for grid side converter, the modulated and the converter control voltages are obtained
and given by the following equations.
mdqg =
∣∣∣(2/Vdc)Vdqg−re f ∗ Vnom√2/3∣∣∣
Vdqr−cont =
∣∣∣mdqg∣∣∣∠(θs +∠Vdqg) (46)
where Vdqg_ref* is the feed-forward voltage in pu value and ∠Vdqg is an angle obtained from the feed
forward voltages.
Since the converters reference voltage should be fed in actual value, they are determined by
Vdqr−conv = (1/2)
√
3/2(Vdc/Vnom)Vdqr−cont
Vdqg−conv = (1/2)
√
3/2(Vdc/Vnom)Vdqg−cont
(47)
where Vdqr-conv and Vdqg-conv are rotor side and grid side converter reference voltages respectively.
2.9. Case Study and Simulation Model
In this paper, a case-study is undertaken involving a 300 MW DFIM-based VSPS and a power
grid system integrated with a wind-farm comprising of seven identical 15 MW wind turbine induction
generators. To investigate the impact of wind fluctuations on the grid frequency, a medium power
system model consisting of two 200 MVA hydropower plants and one 15 MVA diesel power
unit with conventional synchronous generators is established. The phasor model technique in
a MATLAB/Simulink platform is applied. For the conventional synchronous machines, the primary
voltage regulation method in automatic voltage regulators based on the standard IEEE type I and the
primary frequency regulation in turbine governors are used. The simulation network model setup is
illustrated in Figure 11 with a single-line diagram.
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Figure 11. Single-line diagram setup of the VSPS-wind farm-grid integrated system for the case study [15].
3. Results and Discussions
The control of power in the DFIM based VSPS system is essentially the power control of the VSC
fed VSPS system. The results presented in this section demonstrate the dynamics and steady-state
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responses of grid frequency and AC-bus voltage control. The performances are made by comparing
between the control system with and without the droop control.
3.1. VSPS Grid-Integrated Network Simulation and Implications for Regulating Grid Frequency and AC-Bus
Voltage in Case of Contingencies
The control of power in the DFIM-based VSPS system with a wind farm is essentially the power control
of the VSC-fed VSPS system. Figure 12 shows the evolution of the VSPS unit in the proposed network
depicted in Figure 11 but excluding the wind farm and with the absence of contingencies. Generally,
the reference reactive power is set to zero for a system without droop control over any operating conditions
since there is no reactive power exchange between the converter and the grid. However, to show the
performance of the control system, the varying active and reactive power instructional signals are given
to the control system as a reference value. As shown in Figure 12a, the proposed control system tracks
the power fluctuation instructions very well. A small distortion is observed while the instruction signals
vary from one value to the other. A 20% overshoot is perceived during the instruction signal switches
from lower to higher values. The overshoots in active power have some impact on frequency deviations.
The variations in instructional signal of reactive power cause the AC voltage to deviate from its nominal
value. The excursions are quickly regulated. Figure 11b shows the response of the inner loop signals when
the power fluctuation instructions are imposed on the outer loop system. The response shows perfect
tracking of the respective reference signals. Similarly, precise tracking of inner loop control reference
signals in the droop and without droop-fed vector control of the VSPS system along with the wind power
farm is also shown in Figure 13. But since the droop-fed matters to change the reference values in the
dq-rotor currents, the responses between the control system with and without droop-fed in the dq-rotor
currents vary. Hence, the results from Figures 12 and 13 imply that the droop-fed vector control strategy
based VSPS system can adjust the grid frequency and AC voltage fluctuations caused by wind energy
or other contingencies in a power grid integrated system quickly and flexibly. This is verified in the
following sections.
(a) 
Figure 12. Cont.
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(b) 
Figure 12. The droop-fed vector control based VSPS system without wind farm: (a) tracking of power
instructions on outer loop control; (b) tracking of inner loop control reference signals.
Figure 13. Tracking of inner loop control reference signals in the droop and without droop-fed vector
control of the VSPS system along with wind farm.
3.2. Comparison of the Proposed Control Scheme with the Conventional Strategy
3.2.1. Grid Frequency Control and Response
Figure 14a shows the evolution of the network in grid frequency response by comparing the
VSPS active power control with and without droop control and the DC-link voltage. While the power
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fluctuation of the wind farm occurs in the grid, the VSPS is dedicated to compensate the fluctuations
accordingly and smaller deviations in the grid frequency are recorded with droop than without droop
control. The waveform of the DC voltage result shows a precise regulated dynamic response and
insignificant deviations for wind power fluctuations. The difference in frequency deviations between
the two control modes is more significant at a higher wind power fluctuation. It implies that the droop
control system is effective for regulating the grid frequency excursions caused by large contingences.
Figure 14b shows the evolution of the frequency comparison between these control modes during
the start-up transient and when a three-phase fault is imposed at t = 30 s for nine cycles. During the
start-up and fault, less excursions in frequency are observed with droop than without droop control.
The time taken to dampen the frequency excursions to their nominal value without droop control is
much longer than with droop. In this case, the droop control quickly and effectively regulates the
frequency dynamics during grid disturbances.
(a) 
(b) 
Figure 14. Evolution of the network in grid frequency response comparing the VSPS active power
control with and without droop control and the DC link voltage as well: (a) while the wind farm power
fluctuation exists in the grid; (b) during the start-up transient and three phase fault.
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3.2.2. AC-Bus Voltage Control and Response
Figure 15 shows the AC-bus voltage regulation and response of the VSPS vector control system with
and without being droop-fed. Two cases with different voltage levels are considered; one at the bus terminal
of the VSPS plant (Bvsps), while the other at bus BSG3 in the grid system. In both cases, the AC bus voltage is
improved to its nominal value with droop-control than without it. The AC voltage is well regulated as the
equivalent reactive power is generated by the induction machine to compensate the voltage droop through
the VSC based droop-fed vector control strategy. This verifies the strong known relationship between the
reactive power and the AC-bus voltage stated in the load flow equation.
Figure 15 also shows the relationship between wind power fluctuations and AC voltage at buses
Bvsps and BSG3. When the wind fluctuation is increased, as shown in Figure 15 at t = 15.1 s, there is
greater deviation in the AC-bus voltage at both buses in the conventional vector control strategy while
it remains the same in the droop-fed control mode. This is because of the direct relationship between
the reactive power absorbed from the grid by the induction generator of the wind farm and its active
power generation. Therefore, the fluctuation of the active power generation caused by the wind speed
variation results in higher absorption of reactive power by the induction generator which leads to
AC-bus voltage deviation in the grid. Hence, the VSC based droop control of the VSPS system plays
a key role of balancing the generation and absorption of reactive power in the grid at varying active
power from the wind farm so as to regulate the AC bus voltage.
Figure 15. Evolution of the network in AC-bus voltage response of the VSPS control system considered at two
buses by comparing the reactive power control with and without droop control while the wind is fluctuating.
3.3. The Frequency and AC Voltage Control and Response During Load Variations
Figure 16 demonstrates the grid frequency and AC bus voltage control and response when 20 MW
load is added to the grid at t = 20 s and removed at t = 40 s in order to compare the performances of the
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control modes between the droop-feed and without it. In Figure 16a, the evolution is the grid frequency
associated with the active power injected at the bus BSG3 and the VSPS active power generation while
the load is added and removed to and from the grid. The frequency tracks its nominal value very
quickly with the droop control than without droop. In the absence of droop control, when the power
imbalance occurs, the frequency is very sensitive for deviation and hardly to control timely. The bus
power injection is also affected by the frequency fluctuation, but with the droop control, it regulates the
power supply/load balance by adjusting the VSPS to increase or decrease its generation accordingly.
Figure 16b simulates the AC bus voltage control associated with the reactive power status of the
VSPS plant. When the load is added to the grid, the AC bus voltage decreases more with the control
system without droop mode, but in the droop mode, the voltage tracks its nominal value, because of
generating more reactive power by the VSPS plant.
(a) 
(b) 
Figure 16. Evolutions of the network in the load variations; (a) in frequency control and response
associated with active power; (b) AC bus voltage control and response associated with reactive power
generation by the VSPS.
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In general, the droop-fed vector control is quite effective to regulate the grid frequency and
AC-bus voltage; in turn, it can help the stability development of the grid which are connected to
a renewable energy resources.
4. Conclusions
This paper presents a study on droop-fed vector control strategy-based doubly fed induction
machine VSPS system for the reduction of wind power fluctuation impact and other contingencies on
grid frequency and AC-bus voltage stability. Mathematical models based on a phasor model technique
is presented. A case study of a grid system having five supplies and two loads with seven buses is
conducted. The grid includes both synchronous and induction machines. Since the rotor speed rotates
synchronously with the rotating magnetic field of the stator of the synchronous machine, the grid
frequency is computed from the rotor speed relationship for measuring and estimating to feed the
VSPS active power control loop. The performance is validated in a MATLAB/Simulink platform.
The results show that the proposed control strategy for the VSPS system achieves better dynamic and
steady state controlling responses of grid frequency and AC-bus voltage in the power system than the
conventional one while the intermittent wind power, load variations three-phase fault and start-up
transients are imposed to the grid with small errors in acceptable ranges in the power grid system.
Author Contributions: Conceptualization, G.T.B. and M.H.; Methodology, G.T.B.; Software, G.T.B.; Validation,
G.T.B., M.H. and S.A.M.; Formal Analysis, G.T.B.; Investigation, G.T.B.; Resources, M.H.; Data Curation, G.T.B.;
Writing-Original Draft Preparation, G.T.B.; Writing-Review & Editing, M.H., P.S. and S.A.M.; Visualization, G.T.B.;
Supervision, M.H.; Project Administration, M.H.; Funding Acquisition, M.H.
Funding: This research received no external funding.
Acknowledgments: This work was supported by the State Key Laboratory of Smart Grid Protection and Control,
“111” Project (B08013) of China.
Conflicts of Interest: The authors declare no conflict of interest.
Appendix A
The followings are the main parameters of the system used in this paper:
• A VSC DFIM based VSPS plant; turbine rating = 300 MW; rated hydraulic head=165 m; piping
area = 11.15 m2; gate opening at no load = 0.06 pu and at full load = 0.94 pu; base value is taken
as a power of 333 MVA and a voltage of 220 kV
- power capacity = 333 MVA/18 kV, stator resistance and leakage inductance Rs = 0.0086 pu
and Lls = 0.152 pu, rotor resistance and leakage inductance Rr = 0.007 pu and Llr = 0.187 pu,
magnetization inductance Lm = 300 pu, inertia constant, friction factor, and pairs of poles
H(s) = 10.6, f(pu) = 0.02 and p = 12
- Converter rating = 66 MVA/38 kV DC voltage, the DC-link equivalent capacitance
Ceq = 2 × 10−2 Farad, the coupling inductor resistance and inductance R = 0.0025 pu
and L = 0.25 pu
- The rotor side controller Current loop gains (Pi = 1.25 and Ii = 15) Active power loop gains
(Pp = 1.5 and Ip = 20) Reactive power loop gains (Pq = 0.3 and Iq = 5.5) Frequency droop
constant (Kf = 90) AC voltage droop constant (Kac = 60)
- The grid side controller Current loop gains (Pig = 1.1 and Iig = 9) DC voltage loop gains
(Pdc = 0.001 and Idc = 0.02)
- Grid connecting transformer: capacity = 350 MVA, 18 kV/220 kV, winding parameters
R1 = R2 = 0.0025 pu and L1 = L2 = 0.08 pu; magnetization resistance and inductance
Rm = Lm = 500 pu
• Two hydropower plants (synchronous generator): each has a power capacity = 200 MVA, 13.8 kV;
and grid connecting transformer capacity = 350 MVA, 13.8 kV/220 kV.
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• A diesel power plant (synchronous generator): Power capacity = 15 MVA, 25 kV; grid connecting
transformer capacity = 20 MVA, 25 kV/220 kV.
• A wind farm with induction generator: seven turbines 15 MW capacity each, 575 V; and grid
connecting transformer capacity 12 MVA, 575 V/220 kV for each wind turbine
• Load = 630 MVA and the system frequency is 50 Hz.
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Abstract: Improvements in control of renewable energy-based microgrids are a growing area of
interest. A hierarchical control structure is popularly implemented to regulate key parameters
such as power sharing between generation sources, system frequency and node voltages.
A distributed control infrastructure is realized by means of a communication network that spans the
micro-distribution grid. Measured and estimated values, as well as corrective signals are transmitted
across this network to effect required system regulation. However, intermittent latencies and failures
of component communication links may result in power imbalances between generation sources,
deviations in node voltages and system frequency. This paper proposes a hierarchical control
structure to regulate the operation of an islanded AC microgrid experiencing communication link
failures. The proposed strategy aims to virtually sub-divide the microgrid into controllable “islands”.
Thereafter, active power sharing, frequency and voltage restoration is achieved by competing
converter systems through multi-agent consensus. The effectiveness of the proposed methodology
has been verified through stability analyses using system wide mathematical small signal models
and case study simulations in MATLAB, Simpower systems.
Keywords: microgrid control; distributed control; power system operation and control
1. Introduction
Recent advances in renewable energy technologies have led to a greater penetration of distributed
renewable energy resources (DERs) in power distribution networks. However, due to the stochastic
nature of renewable energy resources, Distributed Generation Units (DGUs) suffer from voltage
deviations, frequency and power flow variations. Micro-grids (MGs) present a viable solution to
the renewable energy integration problem. A micro grid is usually composed of a smaller power
distribution network, energy sources, energy storages, Electric Vehicles (EV), DGUs, supervisory
control and data acquisition devices. The MG behaves as a smaller isolated power system
that can operate either as an energized island or in synchrony with the legacy power network.
Local control measures are applied within the micro-grid to address voltage, frequency and power
flow deviations [1–4].
Power conversion stages of multiple DGUs operate in parallel through the MG distribution
network. Proportional sharing of power between various DGUs is required to ensure stable system
operation and fair power contribution by each generation source in a microgrid. Droop control methods
are employed as a simple decentralized strategy for sharing total load power among DGUs. Active and
reactive power fractions proportional to frequency and amplitude respectively, are subtracted from
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converter output. This method is commonly referred to as P-f and Q-E droop method and has been
previously used in the control of un-interruptible power supply systems (UPS) [5–10]. Although,
the droop methods provide a degree of reliability, there are certain drawbacks associated therewith.
P-f /Q-E droop control works on the principle of reducing frequency and voltage by fractions to achieve
power sharing. To keep the system voltage and frequency within a permissible range, a secondary
control layer must be implemented to periodically correct these deviations. This can be realized
through a centralized hierarchical control; composed of three or more control layers; or a decentralized
control strategy where local nodes share information that modifies voltage and frequency references
for inner control loops [10–14].
Most centralized control algorithms require a two-way transmission of information between
DGUs throughout the system and Microgrid central controllers (MGCC). Such a control structure
is often complicated and expensive to implement, in addition to being susceptible to single point
of failure (SPOF). Therefore, a decentralized control approach employing consensus algorithms, has
emerged as an alternate to centralized control methods [2,15–17]. Consensus-based methods model
the frequency and voltage restoration goals as a multi-agent consensus problem; where, each power
converter behaves as an agent regulating its voltage and frequency in combination with other agents
(nodes), collectively arriving at consensus values for V and f . A virtual leader node may provide
desired nominal values for controlled parameters to the micro grid controls [2,18,19].
Some researches propose a secondary voltage restoration method based on distributed cooperative
control of multi-agent systems [12], wherein individual inverter units are considered as systems having
non-linear internal dynamics. Input-Output feedback linearization is used to convert the secondary
voltage restoration problem in such units into a second order linear tracker synchronization problem.
The authors in [20] explore active power sharing in islanded AC microgrid with secondary control
of frequency and voltage restoration. The inverters have been modeled as cooperative multiagent
systems such that their frequency and voltage restoration be a synchronization problem. In [21], the
authors present a consensus-based distributed secondary restoration control for both frequency and
voltage in droop-controlled AC microgrids.
The authors in [22], present a distributed secondary control method for an inverter-based
microgrid with uncertain communication links. The method discussed addresses active power
flow control and restoration of frequency and voltage to nominal values. In [23], a distributed
control strategy for reactive power sharing and voltage restoration in AC microgrids is presented.
The strategy discussed uses small signal model of the system and sensitivity analysis to evaluate the
relationship between voltage magnitude and reactive power sharing. In [24], authors have proposed a
consensus-based distributed voltage control algorithm for islanded inverter-based microgrids with
arbitrary meshed electrical topologies. This algorithm is based on weighted average consensus protocol
that replaces traditional V-Q droop method.
The authors in [25] present a dynamic consensus algorithm (DCA) for coordinated control with an
autonomous current sharing control strategy to balance discharge rate of energy storage systems (ESS)
in an islanded AC microgrid. The DCA is used to share information between DG converter units to
regulate output power according to ESS capacities and battery state of charge. In [26] authors propose a
cooperative distributed control method for AC microgrids that discusses an alternate for the centralized
secondary control and the primary-level droop mechanism of each inverter. Voltage, reactive power,
and active power regulators are employed to achieve regulation of these parameters.
The work presented in [12,20,21,23,24] assumes a fault-free communication network with no broken
or disrupted communication links. The communication digraph used is, therefore, time in-varying.
However, the studies presented in [22,25,26] discuss scenarios with faulty communication links.
The authors in [25] have represented faulty communications through a dynamically varying digraph.
This work proposes a hybrid, multi-agent consensus-based control strategy to realize power
sharing, voltage and frequency regulation for an islanded AC microgrid. The method developed here
addresses faults created by faulty communication links through virtually isolating portions of the
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network suffering from communication faults and intermittencies. Thereafter, the control parameters
are tuned to treat these isolated portions as smaller “virtual micro-grids” within the larger micro-gird.
The salient contributions of this work are:
1. Identification of failed communication links.
2. Virtual segmentation of the MG network into smaller controllable islands.
3. Variation in droop and consensus control parameters to achieve power sharing, voltage and
frequency restoration during communication faults.
4. Using small signal analysis to study MG system stability under the proposed control scheme.
The rest of the paper is divided as follows: Section 2 gives the microgrid network layout, derives
the admittance matrix and fundamental power flow equations. Section 3 describes the hierarchical
control paradigm proposed. Section 4 gives details of the communication network layer and basic
graph theoretic definitions. Section 5 expounds the virtual sub islanding method used in this work.
Section 6 gives small signal system derivation. Section 7 presents the results of stability analysis using
eigen evolutions. Section 8 gives case study simulations and results. Section 9 concludes the paper.
2. Network Layout
This section describes the network layout and derives the admittance matrix and fundamental
power flow equations. Figure 1 represents a simplified radial type three phase three wire system
used in this study and the proposed four level control strategy. Buses 1 through 6 are fed through
power electronic converters interfaced with the network using LC filters. The buses 2 through 6 are
directly loaded with adjustable power loads whereas bus-1 is not directly loaded. This network can
be operated in islanded mode. Table 1 outlines rated system parameters and Table 2 gives bus loads.
All distributed renewable generators are represented by equivalent DC sources. Later sections describe
the multi-level control methodology in detail.
Table 1. System parameters for microgrid control.
Parameters Values Parameters Values
Lf 1.35 mH mp 4.5 × 10 −6
Rf 0.1 Ω nq 1× 10 −6
Cf 25 μF Kpf 0.4
Lc 1.35 mH Kif 0.5
Rc 0.05 Ω KpV 0.5
Rline 0.1 Ω KiV 0.3
Lline 0.5 mH F 1
fnom 60 Hz ωc 60 Hz
Vnom 415 VL-L
Table 2. System loads.
Bus. No.
Directly Connected Bus Load
P (p.u.) Q (p.u.)
1. 0 0
2. 0.3 0.3
3. 0.25 0.25
4. 0.25 0.25
5. 0.25 0.25
6. 0.25 0.25
7. 0 0
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Figure 1. Distribution network and control system layout.
Equation (1) Gives the combined bus admittance matrix of micro network. Equation (2) gives the
steady state model of the system.
YbusMG =
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
(Ys1 + Y17 + Y12) −Y12 0 0 0 0 −Y17
−Y21 (Ys2 + Y23 + Y12) −Y23 0 0 0 0
0 −Y32 (Ys3 + Y32 + Y34) −Y34 0 0 0
0 0 −Y43 (Ys4 + Y43 + Y45) −Y45 0 0
0 0 0 −Y54 (Ys5 + Y54 + Y56) −Y56 0
0 0 0 0 −Y65 (Ys6 + Y65) 0
−Y71 0 0 0 0 0 (Y71 + Ys7)
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
(1)
[YbusMG]•
[
V1 V2 V3 V4 V5 V6 V7
]T
=
[
Is1 Is2 Is3 Is4 Is5 Is6 Is7
]T
(2)
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where Ysi represents the inverter (source) LCL coupling admittance; Yij represents the line admittance
between ith and jth busses (nodes); Isi represents the current injected into the ith bus. The active and
reactive powers injected at each node can be given by (3) and (4).
Pi =
N
∑
n=1
|YinViVn|· cos(θin + δn − δi) (3)
Qi = −
N
∑
n=1
|YinViVn|· sin(θin + δn − δi) (4)
where, Yin is the admittance connected between ithand nth bus; Viis the voltage magnitude at ith
inverter terminal and Vn is voltage magnitude at the nth bus; θin is the admittance angle between bus
ith and nth bus, δn is voltage angle at nth bus whereas δi is the voltage angle at ith bus.
3. Hierarchical Control Paradigm
This section elaborates on the hierarchical control structure implemented to regulate the microgrid
network. the distributed control paradigm is divided into four layers, as shown in Figure 1. The inner,
or zero level controls, consist of current and voltage control loops that regulate basic local dynamics.
The primary level controls address power balancing between converter nodes. The secondary level
controls serve to correct voltage and frequency deviations created by primary control action. The zero
level, primary and secondary controls are further elaborated in Figure 2a–d. This work proposes
a tertiary level control, aimed at detecting communication link failures and mitigating their effect
by creating smaller virtual sub-islands within the microgrid and regulating their performance by
modifying secondary and primary controller parameters. The tertiary controls absorb and process
frequency and voltage measurements
(
∑
k∈N
ωok, ∑
k∈N
υok
)
, from node neighborhood. Once the status
of connectivity of the network has been determined as described in Section 5, updated references for
voltage and frequency PI gains in secondary control KpV∗, KiV∗, Kp f ∗, Ki f ∗, and droop gains mp∗, np∗
are passed down to secondary and primary levels.
  
(a) (b) 
 
(c) 
Low pass 
filter
Low pass 
filter
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(d) 
  
       
Secondary Control
Figure 2. (a) Voltage Control loop; (b) Current Control loop; (c) Primary Control: Power Controller;
(d) Secondary Control: Voltage and Frequency regulation.
3.1. Zero Level Control loops: Voltage and Current Regulation
Voltage and current control loops in d-q-0 frame form the zero level control loops for each of the
power converters as shown in Figure 2a,b. dynamical equations for voltage control loop are given as
(5) and (6).
dφdi
dt = φ
′
di = u
∗
odi − uodi
dφqi
dt = φ
′
qi = u
∗
oqi − uoqi
}
(5)
i∗ldi = Fi·iodi − ωb·Cf i·uoqi + KPVi
(
u∗odi − uodi
)
+ KIViφdi
i∗lqi = Fi·ioqi − ωb·Cf i·uodi + KPVi
(
u∗oqi − uoqi
)
+ KIViφqi
}
(6)
where, KPVi and KIVi represent the proportional and integral gains of the voltage controller. φdi and φqi
are auxiliary state variables for the PI controllers. Fi is the feed-forward gain. voqi, vodi, iodi and ioqi are
system measurements as seen in Figure 2d.
Similarly, (7) and (8) represent the dynamical model for current control loop at each node as
shown in Figure 2b.
dςdi
dt = ς
′
di = i
∗
ldi − ildi
dςqi
dt = ς
′
qi = i
∗
lqi − ilqi
}
(7)
u∗idi = −ωb·L f i·ilqi + KPCi
(
i∗ldi − ildi
)
+ KICiςdi
u∗iqi = ωb·L f i·ildi + KPCi
(
i∗lqi − ilqi
)
+ KICiςqi
}
(8)
where, KPCi and KICi represent the proportional and integral gains of the voltage controller. ςdi and ςqi
are auxiliary state variables for the PI controllers used. ilqi and ildi are system measurements as seen in
Figure 2d.
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3.2. Primary Controls: Power Balancing between Distributed Sources
Power sharing control is based on so called “droop” principle [27], i.e., frequency and voltage
are proportionally reduced to achieve active and reactive power sharing respectively as shown in
Figure 2c. Equations (9) and (10) represent the droop controller.
ω∗i = ωi − mPi·(Pi) (9)
V∗di = Vdi − nQi·(Qi)
V∗qi = 0
Vo =
√
V∗di2 + V
∗
qi
2
⎫⎪⎪⎬⎪⎪⎭ (10)
where, ωi and V0 are the nominal references of frequency and voltage for the ith inverter. Pi and Qi
correspond to active and reactive power being injected by the ith power inverter at output terminals.
mPi and nQi are droop gains that can be calculated as (11).{
mPi = ΔωPmax
nQi = ΔVQmax
(11)
where, Δω and ΔV are the maximum change permissible for converter frequency and voltage
respectively. Pmax and Qmax are the maximum active and reactive power the converter can deliver [12].
Primary control calculates power using two-axis theory. For accurate measurement of the fundamental
power component low pass filters are used having cut off frequency of ωci. The reference frames of all
inverters may be converted a common reference frame. The angle difference between ith inverter and
common frequency reference frame can be shown as (12)
δ =
∫
(ω − ωcom)·dt (12)
where, ωcom is the MG common system frequency.
3.3. Secondary Controls: Voltage Magnitude and Frequency Restoration
Voltage magnitude and frequency restoration is achieved through multiagent consensus-based
secondary control implemented at each node [28]. Figure 2d shows the distributed frequency and
voltage restoration control schemes. Frequency regulation method is given by (13).
δωi(t) = kp f eωi(t) + ki f
∫
eωi(t)·dt
eωi(t) = ∑
j∈Ni
aij
(
ωoi(t)− ωoj(t)
)
+hi
(
ωoi(t)− ωre f (t)
)
⎫⎪⎬⎪⎭ (13)
where, ωre f is the nominal reference frequency, ωoj is the measured system frequency sensed at all
nodes in the neighborhood of the ith node being considered. kpf and kif are proportional and integral
gains as shown in Figure 2d. δωi is the frequency correction applied to frequency reference of the ith
inverter node. hi is pinning gain whose value is zero for primary node.
The voltage regulation method is described in (14):
δVi = kpvevi + kiv
∫
evidt
evi(t) = ∑
j∈Ni
aij
(
voi(t)− voj(t)
)
+gi
(
voi(t)− vre f (t)
)
⎫⎪⎬⎪⎭ (14)
where, vnom is the nominal reference voltage for the system in p.u., voj is the system voltage sensed at
all converter nodes in the communication neighborhood of the node ibeing considered. kpv and kiv are
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proportional and integral gains as shown in Figure 2d. δVi is the voltage correction applied to voltage
reference of the ith inverter node. gi is pinning gain whose value is zero for primary node.
4. Communication Network
The communication network used to exchange information between DGs can be modelled as a
digraph. A digraph is usually expressed as Gcom =
(
Vg Eg Ag
)
which is composed of a non-empty,
finite set of M nodes given by Vg = { v1 v2 v3 . . . vM}. The arcs that connect these nodes are given
by Eg ⊂ Vg × Vg. The associated adjacency matrix is given by Ag =
[
aij
] ∈ RN×N . In a microgrid,
the DGs can be thought of as the nodes of a communication digraph whereas the arcs represent
communication links [28].
In this work, it is assumed that the communication network is initially stable and time invariant
as represented in Figure 3a. However, communication links are made to break in analysis given in
later sections of the paper. Channel noise has been neglected for simplifying calculations. Therefore,
the representative digraph is also initially time invariant, i.e., Ag is a constant. An arc from node
j to node i is denoted by
(
vj , vi
)
, where node j receives information from node i. aij is the weight
of the arc connecting vi to vj. aij > 0, if
(
vj , vi
) ∈ Eg, otherwise aij = 0. Node i is called a
neighbor of node j, if the arc
(
vj , vi
) ∈ Eg. Set of nodes neighboring the ith DGU vi are given by
Ni =
{
vj ∈ Vg :
(
vi , vj
) ∈ Eg }. The Laplacian Matrix Lg = (lij)N×N is defined as lij = −aij, i = j
and lii = ∑Nj−1 aij for i = 1, . . . , N. Such that L1N = 0 with 1N = (1, . . . , 1)
T ∈ RN . The in-degree
matrix can be defined as DinG = diag
{
dini
}
, where, dini = ∑
j ∈ Ni
(aji)and out-degree matrix as DoutG =
diag
{
douti
}
, where douti = ∑i ∈ Ni
(
aji
)
. The diagonal pinning gain matrix is given by G = diag {gi}.
The system adjacency, degree and Laplacian matrix are given in Appendix C.
Figure 3. Communication network connectivity: (a) Full ring bidirectional connectivity; (b) Dual link
failure resulting in two symmetrical sub networks; (c) Triple link failure resulting in three symmetrical
sub networks; (d) Dual link failure resulting in two asymmetrical sub-networks.
The multiagent consensus algorithms implemented across the MG system converge over time
according to [29]. The global system dynamics can therefore be given as (15) and (16).
.
x = −(Dg + Gg)x + Agx = −(Dg + Gg − Ag)x + Gx0 (15)
where,
.
x = −(Lg + Gg)x + Gx0 (16)
and,
x0 = 1x0 = [xo . . . x0]
T
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5. Virtual Sub-Islanding: Tertiary Controls
In this section, tertiary controls are presented here that monitor network connectivity. When link
breakage is detected the microgrid network is virtually partitioned into sub-networks determined by
connectivity of healthy communication links as described in Figure 3b,d. The supervisory consensus
gains in the secondary control loop and primary control droop gains are subsequently updated to
regulate power sharing and frequency voltage regulation. The following subsections further elaborate
these functions.
5.1. Cut Set Enumeration
Cut set enumeration is used to analyze virtual segmentation of the microgrid network into major
and minor sub-islands. A cut set of a connected graph or nodes may be defined as set of edges whose
removal can disconnect the graph or nodes. Therefore, a cut set divides a graph into exact components
and can subsequently be used to denote a partition of the vertices [30,31]. If Vg denotes the vertex of
graph G, and if Pg is the subset of vertices in one component of graph G induced by a cut set, then
the cut set can be represented by,
(
Pg, Pg
)
, where Pg = Vg − Pg. The cut set space for a graph with n
vertices has dimensions of (n − 1).
5.2. Depth First Search Algorithm
The Depth First Search (DFS) algorithm is used to analyze graph connectivity. A graph Gcom
consists of vertices Vg and edges Eg. Initially all vertices are considered as un-visited. The DFS
algorithm starts from any vertex of the graph and follows an edge until it reaches next vertex Vg.
While choosing an edge to traverse, an edge emanating from an un-visited vertex is always chosen.
A set of old vertices Vg with possible unvisited edges are stored in memory [32,33]. The updated
Laplacian matrix then can be obtained as Lg = Ding − Ag [32,34,35].
The following Lemmas elaborate the formation of cut-sets:
Lemma 1. A vertex cut set for graph Gcom =
(
Vg, Eg
)
is a sub set of Vg, whose removal will result into a
disconnected graph. The vertex connectivity of graph Gcom, represented by k0(Gcom), is the minimum number
of vertices in any of its vertex cut set. Assuming N nodes form a graph, if two sub sets become disconnected from
each other, one of these sets of agents/ nodes are considered lost [33]. Since there are two such sets created, the
smaller of the two will be considered as lost. We can define a ratio as:
∅(S) =
ε(S, Sc)
min{card(S), card(Sc)} (17)
where, ε(S, Sc) is the number of disconnected nodes, card(S) and card(Sc) are the number of nodes in sub sets.
Cheeger’s Inequality [33] states that:
∅(S) ≥ λ2(Gcom) ≥ ∅(Gcom)
2
2dmax(Gcom)
(18)
Lemma 2. Let graph Gcom =
[
Vg, Eg
]
, for each vertex v ∈ Vg (node) creates a lookup table that contains all
vertices w, such that (v, w) ∈ Eg. This lookup table is called adjacency matrix for vertex Vg. A set of lookup
tables at each node (vertices) in graph Gcom is called adjacent structure for graph Gcom. A graph may have many
adjacency structures because every edge around a vertex gives an adjacency structure and every structure leads
to a unique arrangement of edges at each vertex.
The Depth First Search method (DFS) described in Appendix B [32] functions efficiently using
the adjacency structure producing set of edges
(
Eg
)
. DFS algorithm is here labeled depth first index,
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DFI(v) for every vertex Vg. Initially the value is equal to zero, whereas on the last iteration, the DFI(v)
is the order of last visited vertex Vg. The complexity of the algorithm is O
(
max
(
n,
∣∣Eg∣∣)). For every
v ∈ V, DFI(v) Is called only once after it will be DFI(v) = 0. DFS algorithm total time proportional
to
∣∣Eg∣∣.
The proposed method uses each node to maintain a communication link table of all known
nodes throughout the micro network. These tables are updated following an exchange of information
between neighboring nodes. When one or more communication links fail partially or completely, as
shown in Figure 3b–d, the proposed algorithm virtually segments the network into smaller “virtual”
sub micro grids. The control parameters for these scenarios are determined by arriving at good
tradeoffs between system stability and better performance for each case. Eigen evolutions are used
to arrive at these optimized values that are then stored in lookup tables, as shown in Table 3, that
updated droop gains (mp*, nq*) and consensus gains (KpV *, KiV *, Kpf *, Kif *) accordingly.
Table 3. Controller parameters for analyzed cases.
Cases Description Secondary Consensus Gain Primary Droop Gain
1. Full ring network
Voltage KpV 0.5 mp 1.0 × 10−10KiV 0.1
Frequency Kpf 0.4 nq 1.0 × 10−7Kif 0.1
2. Two symmetrical
islands formed
Voltage KpV 0.7 mp 1.0 × 10−5KiV 0.2
Frequency Kpf 0.8 nq 1.0 × 10−3Kif 0.2
3. Three symmetrical
islands formed
Voltage KpV 1.2 mp 2.5 × 10−3KiV 0.3
Frequency Kpf 1.5 nq 1.0 × 10−3Kif 0.2
4. Two asymmetrical
islands formed
Voltage KpV 3.0 mp 2.0 × 10−4KiV 0.5
Frequency Kpf 2.2 nq 1.0 × 10−4Kif 0.5
6. Small Signal Analysis of Microgrid System
To evaluate the performance of a proposed control method, small signal analysis of the MG
system is undertaken [29,36]. Large signal dynamical equations are perturbed to obtain small signal
model of the entire MG system. This section elaborates the small signal model components used in
development and analysis of the control scheme.
6.1. Zero Level Converter Control Model
Small signal model for voltage control are given as in Equations (19)–(22), obtained by perturbing
respective dynamical equations around quiescent point at which stability analysis is required [37,38].
Δφdi = φ
′
di = Δv
∗
odi − Δvodi (19)
Δφqi = φ′qi = Δv
∗
oqi − Δvoqi (20)
Δi∗ldi = Fi·Δiodi − ωb·Cf i·Δvoqi + KPVi(Δv∗odi − Δvodi) + KIViφdi (21)
Δi∗lqi = Fi·Δioqi − ωb·Cf i·Δvodi + KPVi
(
Δv∗oqi − Δvoqi
)
+ KIViφqi (22)
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where, KPVi and KIVi represent the proportional and integral gains of the voltage controller. Δφdi and
Δφqi are perturbations in auxiliary state variables for the PI controllers. Fi is the feed-forward gain.
voqi, vodi, iodi and ioqi are system measurements as described before.
Similarly, Equations (23)–(26) represent the small signal model for current control loop at each
node as shown in Figure 2b.
Δςdi = ς
′
di = Δi
∗
ldi − Δildi (23)
Δςqi = ς′qi = Δi
∗
lqi − Δilqi (24)
Δv∗idi = −ωb·L f i·Δilqi + KPCi(Δi∗ldi − Δildi) + KICi·Δςdi (25)
Δv∗iqi = ωb·L f i·+ KPCi
(
Δi∗lqi − Δilqi
)
+ KICi·Δςqi (26)
where, KPCi and KICi represent the proportional and integral gains of the voltage controller. Δςdi and
Δςqi are perturbations in auxiliary state variables for the PI controllers used. ilqi and ildi are system
measurements as described before in Section 3.
6.2. Primary Power Sharing Control Model
The linearized small signal model for power controller can be written as Equations (27) and (28).
The power controller provides operating frequency for the DGU (ωi) and reference voltage (vodi* and
voqi*) for voltage control loop [12].
.
ΔP = −ωciΔPi + ωci
(
IodΔvod + IoqΔvoq + VodΔiod + VoqΔioq
)
(27)
.
ΔQ = −ωciΔQi + ωci
(
IoqΔvod − IodΔvoq − VoqΔiod + VodΔioq
)
(28)
where Iod, Ioq, Vod and Voq represent steady state values of iod, ioq, vod, voq as in Figure 2c,d. ωci is the
cut-off frequency for low pass filters employed in the power calculator.
Small signal model of frequency and voltage control are given by (29) and (30):
Δω = −mp·ΔP
Δv∗od = −nq·ΔQ
Δv∗oq = 0
⎫⎪⎬⎪⎭ (29)
Δ
.
δ = Δω − Δωcom = −mp·ΔP − Δωcom (30)
6.3. Grid-Side Filter Model
The small signal model for the LC output filter can be given by Equations (31)–(36):
.
Δildi = −
R f i
L f i
·Δildi + ωi·Δilqi + 1L f i ·Δvidi −
1
L f i
·Δvodi + Ilq·Δω (31)
.
Δilqi = −
R f i
L f i
·Δilqi − ωi·Δildi + 1L f i ·Δviqi −
1
L f i
·Δvoqi + ·Δω (32)
.
Δvodi = ωi·Δvoqi + 1C f i ·Δildi −
1
C f i
·Δiodi + Voq·Δω (33)
.
Δvoqi = ωi·Δvodi + 1C f i ·Δilqi −
1
C f i
·Δioqi − Vod·Δω (34)
.
Δiodi = −RciLci ·Δiodi + ωi·Δioqi +
1
Lci
·Δvodi − 1Lci ·Δvbdi + Ioq·Δω (35)
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.
Δioqi = −RciLci ·Δioqi − ωi·Δiodi +
1
Lci
·Δvoqi − 1Lci ·Δvbqi − Iod·Δω (36)
The input and output parameters as shown in Figure 2d are transformed to the common reference
frame using transformation matrix Tγ as in Equations (37) and (38):
[ΔioDQ] = [Tγ]·
[
iodq
]
=
[
cos(δ) − sin(δ)
sin(δ) cos(δ)
]
·
[
Δiodq
]
+
[
−Iod cos(δ) −Ioq sin(δ)
Iod sin(δ) −Ioq cos(δ)
]
[Δδ] (37)
[
Δubdq
]
=
[
Tγ−1
]
·[ubDQ] =
[
cos(δ) sin(δ)
− sin(δ) cos(δ)
]
·[ΔvbDQ]+
[
−UbD sin(δ) −UbQ cos(δ)
−UbD cos(δ) −UbQ sin(δ)
]
[Δδ] (38)
6.4. Small Signal Model of the ith Inverter
The components described in previous sections can be combined to arrive at a small signal model
of ith distributed generation unit. This model can be written in suitable form as:[
Δ
.
xinvi
]
= Ainvi·[Δxinvi] + Binvi·
[
ΔubDQi
]
+ BiWcom·[Δwcom] (39)[
Δwi
ΔioDQi
]
=
[
Cinvwi
Cinvci
]
·[Δxinvi] (40)
where the state vector is
[Δxinv] =
[
Δδi ΔPi ΔQi Δφdi Δφqi Δςdi Δςqi Δildi Δilqi
Δvodi Δvoqi Δiodi Δioqi
]T
(41)
The matrices Ainvi, Binvi, Biwcom, Cinwi, Cinvci depend on component values and may be calculated
as shown in appendices.
6.5. Combined Model of N Inverters
A combined model for power converters paralleled through the microgrid network is presented
as in Equations (42)–(47):
[Δxinv] = Ainv·[Δxinv] + Binv·
[
ΔvbDQ
][
ΔioDQ
]
= Cinvc· [Δxinv]
}
(42)
[Δxinv] = [Δxinv1 Δxinv2 . . . ΔxinvN ]
T (43)
Ainv =
⎡⎢⎢⎢⎣
Ainv1 + B1wcomCinvw1 0 0 0
0 Ainv2 + B2wcomCinvw2 0 0
0 0 . 0
0 0 0 AinvN + BNwcomCinvwN
⎤⎥⎥⎥⎦ (44)
Binv =
⎡⎢⎢⎢⎣
Binv1
Binv2
.
BinvN
⎤⎥⎥⎥⎦ (45)
[
ΔvbDQ
]
=
[
ΔvbDQ1 ΔvbDQ2 . . . ΔvbDQN
]T (46)
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Cinv =
⎡⎢⎢⎢⎣
[Cinvc1] 0 0 0
0 [Cinvc2] 0 0
0 0 . 0
0 0 0 [CinvcN ]
⎤⎥⎥⎥⎦ (47)
6.6. Load and Network Model
A combined model for load and network, derived through Kirchhoff voltage and current laws,
can be expressed in terms of line currents and node voltages as in (48) and (49):
[Δ
.
ilineDQ] = ANET
[
ΔilineDQ
]
+ B1NET
[
ΔubDQ
]
+ B2NET ·Δω (48)
[Δ
.
iloadDQ] = ALOAD
[
ΔiloadDQ
]
+ B1LOAD
[
ΔubDQ
]
+ B2LOAD·Δω (49)
where, ANET , B1NET , B2NET and ALOAD, B1LOAD, B2LOAD are network and load matrices, respectively,
given in Appendix A.
6.7. Micro Grid Model
Finally, we can combine above described component models to express a small signal model for
the complete microgrid system (50)–(55). The system used here is composed of s = 6 DGUs, n = 6 lines,
p = 5 loads, m = 7 nodes. MATLAB Simulink, and Linear analysis tools (R2018a, product registered
to SJTU, Shanghai, China) have been used to analyze this complex system by perturbing dynamical
equations of the same.
[
ΔvbDQ
]
= RN
(
Minv
[
ΔioDQ
]
+ MLoad
[
Δ
.
iloadDQ] + Mnet[Δ
.
ilineDQ]
)
(50)
RN =
⎡⎢⎣ rN . . .
rN
⎤⎥⎦
2m×2n
(51)
MLoad =
⎡⎢⎣ −1 . . .
−1
⎤⎥⎦
2m×2p
(52)
Mnet =
⎡⎢⎢⎢⎢⎢⎢⎢⎣
−1
0 −1
1 0 −1
1 0 −1
1 0
1
⎤⎥⎥⎥⎥⎥⎥⎥⎦
2m×2n
(53)
Minv =
⎡⎢⎢⎢⎢⎢⎢⎢⎣
1
1
0 0 0 0
0 0 0 0
1
1
⎤⎥⎥⎥⎥⎥⎥⎥⎦
2m×2s
(54)
⎡⎢⎣
.
Δxinv.
ΔilineDQ.
ΔiloadDQ
⎤⎥⎦ = AMG
⎡⎢⎣ ΔxinvΔilineDQ
ΔiloadDQ
⎤⎥⎦ (55)
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where, (53) represents the complete small signal model of the MG system used in this study. The system
matrix AMG is provided in the appendices.
7. Stability and Sensitivity Analysis
The small signal model of the MG given by Equations (48)–(53) is utilized to plot eigen values
of the system under varying control and system parameters. Eigen values or modes are solutions to
characteristic equation of the system’s linearized state matrix. Sensitivity of the system states to changes
in system parameters can be determined by analyzing the system state matrix AMG. A sensitivity
factor rpki gives the measure of association between different state variables and their participation in
modes [36,39]. Sensitivity, rpki of an eigen value λi, in relation to the corresponding diagonal element
of state matrix akk, can be given by (56):
rpki =
∂λi
∂akk
(56)
Eigen evolution traces are plotted to perform stability and sensitivity analyses, ascertain limits
for the test MG network under the proposed control scheme. The droop gains of all inverters as well
as multiagent consensus gains have been perturbed to arrive at operational limits of the system as
given in Table 4. Eigen traces given in Figure 4a–d demonstrate system behavior under varying control
gains. Figure 4a shows the movement of eigen values with increase in mp, towards the right half
plane. Figure 4b shows the movement of eigen values under influence of increasing proportional
consensus gains, (KpV, Kpf), towards the right half plane. Figure 4c shows the movement of eigen
values under influence of increasing integral consensus gains, (KiV, Kif) towards the left half of the
plane. Proportional consensus gains (KpV, Kpf) tend to force the system towards early convergence,
however they push the system stability to its limits. Conversely, integral consensus gains (KiV, Kif)
tend to stabilize the system. Figure 4d shows the movement of poles under influence of increasing
reactive power control gains nq, towards the right half plane. Table 4 gives operational limits of control
parameters obtained from the analysis. Overall, the MG system is more sensitive towards variation in
reactive power control gains nq than active power gains mp.
Table 4. Variation range for primary and secondary controller gains.
Sr. No. Control Parameters
1. Droop Gains Min. Max.
mp 1 × 10−10 1 × 10−3
nq 1 × 10−7 1 × 10−3
2. Consensus frequency
kpf 0.4 2.5
kif 0.1 0.6
3. Consensus voltage
kpV 0.5 3.5
kiV 0.1 0.7
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Figure 4. Observing effect of control gain variation on system stability through eigen traces: (a) effect
of variation in mp; (b) effect of variation in tertiary controller integral gains; (c) effect of variation in
tertiary controller proportional gains; (d) effect of variation in nq.
8. Evaluation with Case Studies
This section elaborates case study simulations undertaken for scenarios resulting from multiple
communication link failures. The proposed algorithm subsequently segments the microgrid network
into “virtual sub islands” described as follows. Figure 5a–g gives active power sharing results for each
case discussed.
340
Electronics 2018, 7, 105
Figure 5. Comparison of active power sharing under proposed control strategy and conventional
consensus-based control with varying communication network health: (a) Full ring connectivity with
proposed control; (b) Full ring connectivity with consensus-based control; (c) Triple link failure, three
sub-islands with proposed control; (d) Triple link failure, three sub islands with consensus-based
control (e) Dual link failure, two sub islands with proposed control (f) Dual link failure, two sub islands
with conventional consensus-based control (g) Dual link failure, two asymmetrical sub islands with
proposed control (h) Dual link failure, two asymmetrical sub islands with consensus-based control.
8.1. Case-1: Full Ring Sparse Connected Communication Network
In the first scenario considered, the communication network between nodes forms a complete
ring digraph as represented in Figure 3a. All nodes receive information from neighboring nodes and,
as such, no communication islands are formed. All converter nodes converge to proportional values of
active power injection as seen in Figure 5a.
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8.2. Case-2: Two Sub Groups with Equal Number of Members
This scenario is based on multiple link failures leading to the segmentation of the microgrid
communication network into two virtual islands of approximately equal size. The DGUs 1 through 3
form one communication sub-island whereas DGUs 4 through 6 form another sub-island as shown
in Figure 3b. Subsequently, with the aid of proposed controls, active power injected by all nodes
falls within two subgroups as can be seen Figure 5c, whereas, in absence thereof, the injected powers
diverge, as seen in Figure 5e.
8.3. Case-3: Three or More Sub Groups with Equal Number of Members
This considers a scenario where communication link failures divide the microgrid information
network into three or more virtual sub-islands approximately equal in size viz the number of nodes in
each. Accordingly, DGUs 1 and 2, 3 and 4, 5 and 6, form three virtual sub islands as shown in Figure 3c.
The control algorithms within each sub-island drive the system to achieve proportional power sharing
as shown in Figure 5e. Conversely, Figure 5c shows an imbalance in injected active powers when the
proposed tertiary controls are absent.
8.4. Case-4: Two Sub Groups with Un-Equal Number of Members
This scenario considers an event wherein one node becomes completely isolated from the other
nodes due to multiple communication link failures. The DGUs 1 through 5 correspond to one virtual
sub-island. Whereas, the DGU-6 is isolated as an individual converter sub-island as shown in Figure 3d.
The results obtained for this can be seen in Figure 5g. It may be observed that tertiary controls enable
the power injected to fall within two subgroups accordingly, whereas, in absence thereof, the injected
powers diverge.
8.5. Comparison with Previous Conventional Control Strategies
Figure 5 compares the simulation study results obtained for the proposed control strategy with
results of conventional consensus-based control and distributed estimation-based methods. The left
half of the figure (Figure 5: (a) (c) (e) (g)) shows the results for the proposed method, whereas,
those on the right (Figure 5: (b) (d) (f) (h)) are the results of consensus-based control. It can be
observed that for all cases presented, the proposed method shows better convergence than previously
existing control schemes. Figure 6a,b present results for frequency and voltage restoration with the
proposed control strategy, whereas, subfigures (c) and (d) present results of frequency and voltage
restoration with consensus-based control under faulted communication links. Table 5 compares the
proposed strategy with conventional methods previously discussed under similar testing circumstances
following respective details presented. The proposed method shows early convergence under a given
condition as compared with others with lesser active power mismatch between DGUs.
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Figure 6. System performance under communication failures: (a) Frequency restoration with the
proposed control strategy; (b) Voltage restoration with the proposed control strategy; (c) Frequency
restoration with consensus-based control; (d) Voltage restoration with consensus-based control.
Table 5. Comparison of the proposed control strategy with existing conventional Strategies.
Sr. No. Parameters Proposed Method
Distributed
Estimation-Based
Methods [22,25,26]
Consensus-Based
Methods [12,20,21,23]
1. Maximum Activepower mismatch 0.03 p.u. 0.05 p.u. 0.10 p.u.
2. Max Voltagevariation 0.01 p.u. 0.1 p.u. 0.2 p.u.
3. Max frequencyvariation
0.4 Hz
(4.0 × 10−5 Hz/VA)
0.2 Hz
(2.0 × 10−5 Hz/VA)
1 Hz
(1.0 × 10−5 Hz/VA)
4. Convergencetime (frequency) 4 s 10 s
No convergence if
links severed
5. Convergencetime (voltage) 1 s 7 s
No convergence if
links severed
9. Conclusions
A hierarchical multiagent consensus-based control strategy is proposed to address the coupled
objectives of power balancing between generation sources, voltage and frequency restoration in
islanded AC microgrids. A sparse communication network spans alongside a system distribution
network and provides media for communication of estimated values and corrective signals.
The proposed method mitigates system instability and power sharing imbalances when the supervisory
communication network is experiencing link failures. The nodes lying inside connected communication
neighborhoods form virtual “sub-islands”, wherein, power sharing, voltage and frequency regulation
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control function with reference to locally available information. To verify the effectiveness of the
proposed strategy, mathematical small signal models of individual components are stitched together
to form an MG system model. These models are then used to analyze the performance of the
said controls using eigen plots with regards to system stability and sensitivity towards variation
in control parameters. Case simulation studies for different communication scenarios are undertaken.
The two kinds of analyses adopted verify the effectiveness of the proposed control strategy for the
given scenarios.
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Appendix A. System Matrices
AMG =
⎡⎢⎣ Ainv + BinvRN MinvCinvC BinvRN Mnet BinvRN MLoadB1netRN MinvCinvC + B2netCinv.ω Anet + B1netRN Mnet B1NetRN MLoad
B1LoadRN MinvCinvC + B2LoadCinv.ω B1LoadRN Mnet ALoad + B1LoadRN MLoad
⎤⎥⎦
AInvi =
⎡⎢⎢⎢⎢⎢⎢⎢⎣
APi 0 0 BPi
BV1iCPvi 0 0 BV2i
BC1iDV1iCPvi BC1iCVi 0 BC1iDV2i + BC2i
BLCL1iDC1iDV1iCPvi+ BLCLliDCliCVi BLCLiCCi ALCLi+
BLCL2i[T−1Vi 00]
BLCL3iCPwi BLCLli(DC1iDV2i + DC2i)
⎤⎥⎥⎥⎥⎥⎥⎥⎦
13×13
Anet =
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
−Rline1
Lline1
ω0 0 0 0 0
−ω0 −Rline1Lline1 0 0 0 0
0 0 −Rline2Lline2 ω0 0 0
0 0 −ω0 −Rline2Lline2 0 0
0 0 0 0 −RlineNLlineN ω0
0 0 0 0 −ω0 −RlineNLlineN
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
Aload =
⎡⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
−Rload1
Lload1
ω0 0 0 0 0
−ω0 −Rload1Lload1 0 0 0 0
0 0 −Rload2Lload2 ω0 0 0
0 0 −ω0 −Rload2Lload2 0 0
0 0 0 0 −RloadNLloadN ω0
0 0 0 0 −ω0 −RloadNLloadN
⎤⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
B1net =
⎡⎢⎢⎢⎢⎢⎢⎢⎣
1
Lline1
− 1Lline1
1
Lline1
− 1Lline1
. . .
1
LlineN
− 1LlineN
1
LlineN
− 1LlineN
⎤⎥⎥⎥⎥⎥⎥⎥⎦
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B1LOAD =
⎡⎢⎢⎢⎢⎢⎢⎢⎣
1
Lload1
− 1Lload1
1
Lload1
− 1Lload1
. . .
1
LloadN
− 1LloadN
1
LloadN
− 1LloadN
⎤⎥⎥⎥⎥⎥⎥⎥⎦
BINVi =
[
0 0 0 BLCL2T−1s
]T
2×13
Biwcom =
[
BPwcom 0 0 0
]T
13×1
CINVwi =
⎧⎪⎨⎪⎩
[
Cpw 0 0 0
]
1×13
i = 1[
0 0 0 0
]
1×13
i = 1
⎫⎪⎬⎪⎭
CINVci =
[
[TC 0 0] 0 0 [0 0 TS]
]
2×13
where all entries of the matrices AMG, Ainvi, Binvi, Biwcom, CINVwi, CINVci represent sub-matrices
describing the system obtained from (5)–(40) after mathematical manipulations.
Appendix B. Algorithm
Algorithm 1: Depth First Search for Graph G = {A(v)|v ∈ V}, where A(v) adjacency list for V
Initiate: A graph G(V, E) repressing comm. network topology for the Micro Grid.
Check: the connectivity using DFS and generate look up table.
BEGIN
Integer i;
Routine DFS(v, u); Comment vertex u is the parent vertex for v vertex in the spanning tree constructed
BEGIN
NUMBER (V): = i := i + 1;
FOR w is the adjacency list if v DO
BEGIN
IF w is not yet numbered THEN
BEGIN
Construct arc v → w in P;
DFS(w, v);
END
ELSE IF NUMBER (w) < NUMBER (v) and w = u
THEN construct arc v− → w in p;
END;
END;
i := 0;
DFS(s, 0);
END;
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Appendix C.
Appendix C.1. Adjacency Matrix
Ag =
⎡⎢⎢⎢⎢⎢⎢⎢⎣
0 1 0 0 0 1
1 0 1 0 0 0
0 1 0 1 0 0
0 0 0 0 1 0
0 0 0 0 0 1
1 0 0 0 1 0
⎤⎥⎥⎥⎥⎥⎥⎥⎦
Appendix C.2. Degree Matrix
Dg =
⎡⎢⎢⎢⎢⎢⎢⎢⎣
2 0 0 0 0 0
0 2 0 0 0 0
0 0 2 0 0 0
0 0 0 2 0 0
0 0 0 0 2 0
0 0 0 0 0 2
⎤⎥⎥⎥⎥⎥⎥⎥⎦
Appendix C.3. Laplacian Matrix
Lg =
⎡⎢⎢⎢⎢⎢⎢⎢⎣
2 −1 0 0 0 −1
−1 2 −1 0 0 0
0 −1 2 −1 0 0
0 0 −1 2 −1 0
0 0 0 −1 2 −1
−1 0 0 0 −1 0
⎤⎥⎥⎥⎥⎥⎥⎥⎦
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37. Pogaku, N.; Prodanović, M.; Green, T.C. Modeling, analysis and testing of autonomous operation of an
inverter-based microgrid. IEEE Trans. Power Electron. 2007, 22, 613–625. [CrossRef]
38. Yu, K.; Ai, Q.; Wang, S.; Ni, J.; Lv, T. Analysis and optimization of droop controller for microgrid system
based on small-signal dynamic model. IEEE Trans. Smart Grid 2016, 7, 695–705. [CrossRef]
39. Chen, C.-T. Linear System Theory and Design, 3rd ed.; Oxford University Press: New York, NY, USA, 1999;
ISBN 0195117778.
© 2018 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access
article distributed under the terms and conditions of the Creative Commons Attribution
(CC BY) license (http://creativecommons.org/licenses/by/4.0/).
348
electronics
Article
A Control Methodology for Load Sharing System
Restoration in Islanded DC Micro Grid with Faulty
Communication Links
Muhammad Umair Shahid 1,*, Muhammad Mansoor Khan 1, Khurram Hashmi 1,
Salman Habib 1, Huawei Jiang 2 and Houjun Tang 1
1 School of Electronics, Information & Electrical Engineering (SEIEE), Smart Grid Research & Development
Centre, Shanghai Jiao Tong University, Shanghai 200240, China; mkhancn@yahoo.com (M.M.K.);
khurram_hashmi@sjtu.edu.cn (K.H.); iamsuliman@hotmail.com (S.H.); hjtang@sjtu.edu.cn (H.T.)
2 State Grid Wuxi Power Supply Company, Wuxi 214000, China; jiang.huawei93@outlook.com
* Correspondence: MuhammadUmairShahid@sjtu.edu.cn; Tel.: +86-132-6290-7356
Received: 4 April 2018; Accepted: 31 May 2018; Published: 4 June 2018
Abstract: Communication-based distributed secondary control is extensively used in DC microgrids.
Compared to centralized control, it can provide better voltage regulation and load sharing in
microgrids. A conventional secondary control technique that converges the system to a common
operating point is improved by using the control methodology to detect the communication link
failure and stabilize the system operation during communication islanding. Recently, more robust
control schemes have been proposed to improve resilience, but communication islanding has not been
addressed at the secondary level control for which the system requires additional tertiary control.
However, link failure is a possibility in the microgrid, so this paper proposes a control scheme at the
secondary level to detect communication islanding. Communication islanding may lead the system
to unpredictable behavior, which may cause the system to become unstable and may further lead
to a cascading failure. The proposed control scheme sustains the stability and operation of a DC
microgrid. Voltage and current observer works in a parallel manner with the proposed secondary
control to achieve a correction term for global operating points. The proposed control scheme has
been verified through analysis and simulation.
Keywords: DC–DC converters; multi-level control; renewable energy resources control; electrical
engineering communications
1. Introduction
Microgrids are small-scale isolated distribution systems which are currently receiving increased
attention due to the widespread use of renewable energy resources, energy storage batteries,
and the increment of electronics-based loads that use DC current. Therefore, DC microgrids avoid
cumbersome DC–AC–DC generation [1–4]. However, the usage of DC microgrids at distribution scale
is increasing with the collaboration of various renewable resources due to the higher penetration of
electric vehicles [5–7]. DC microgrids reduce the number of conversion units and also overcome
the disadvantages of AC power, such as transformers inrush current, phase angle, frequency
synchronization, reactive power, and power quality [3,8,9]. Although DC microgrids are emerging
and inverter-based AC microgrids are the recent focus of research, many traditional AC loads
appear in the system as DC loads when fed through inverter drive systems [8]. When studying
the conventional control hierarchy for a legacy power system grid, a hierarchical control system is
conventionally adopted for microgrids [10–12]. Multi-level hierarchical control is a tertiary control,
which is responsible for the coordination between distributed generated units and the economic
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dispatch of the units. Tertiary control adjusts the microgrid voltage for the scheduled exchange
of power between the microgrid and the main grid. It adjusts the load sharing and maximum
power-sharing, which increases the utilization of renewable energy, suppresses stress, and affects the
aging of the microgrids [13–15]. To adjust the voltage set point of the primary controller by the tertiary
and secondary controller, a primary controller is implemented locally with the droop mechanism to
converge the voltage of the converters [12]. Tertiary and secondary control systems are implemented
in a centralized mode in such a way that they are connected with high-speed communication networks.
Communication networks used to exchange the reference values for the primary control, and any link
failure of the network system may lead the affected unit to malfunction, overstressing other units,
and potentially leading the system towards instability and failure [13]. A future extension for link
failure in the controllability adds more complexity to the central controller. Distributed control is as
an alternative to centralized systems which provides more reliability, easy scalability, and a simpler
network for communication [16,17]. Structurally, it is desired to extend the distributed control in
secondary and primary control levels; this control provides voltage regulation and better load sharing
for DC microgrids [15].
Better load sharing is implemented using communication between converters that assign the
loads according to their rated power, which equalizes the per-unit current of all nodes and reduces
circulating current and overstressing of all sources [18,19]. Droop control is primarily adopted for
load sharing by adding a virtual resistance to every converter. Despite the ease and simplicity in a
droop control, it suffers from poor voltage regulation and current sharing. The main reason for this
is the virtual impedance and output voltage mismatch between converters, which affects the real
power flow between DC power systems [20–22]. Improvement in systems requires a secondary control
system that has better voltage regulation and load sharing, which is done over a communication
network. Secondary control may be a centralized system exchanging values over a fully connected
communication network through directly connected nodes of the microgrid [15,22]. A centralized
secondary control measure voltage of the microgrid calculates the restoration value of voltage for the
microgrid and feeds the same value to every converter. It assumes that the voltage of every converter
is the same for all the nodes in a microgrid, which is not a feasible assumption for a DC microgrid [19].
The conventional DC droop technique is used to linearly reduce the DC output voltage such
that current increases, and it has limitations in line resistance in a droop control and DC bus voltage
deviation increases. Droop control helps to achieve the independent operation of converters and
improves current sharing [13]. The cooperative control of DC microgrids creates a distributed secondary
and primary control paradigm. Secondary control adjusts set-points for the overall system, and the
primary control regulates individual units employing droop control law. The controller controls
the transmission line impedance and communicates with other converters in the form of a sparse
technique for current sharing [14]. Using a distributed network, consensus protocol is implemented
which eliminates the need for master–slave topology. Voltage regulation at a fixed point and current in
per-unit are used in consensus to share the current between nodes. This involves tertiary, secondary,
and primary controls. Tertiary controls the power dispatch, secondary sets the point for operation,
and primary is a droop control. The controller does not require any prior knowledge of the number of
converters, which makes it plug-and-play system [12]. The droop method is widely used for current or
load sharing by using the virtual impedance of each converter, which prevents power sources from
becoming overstressed [15]. A high droop coefficient improves the load sharing, which results in a
cost for degrading voltage regulation. To achieve the required load sharing, the droop coefficient
varies in the range of line impedance and line variation [16]. The communication network spans
all over the microgrid for centralized control which is embedded in each converter. Node-to-node
communication links are required for all sources, and any link failure makes the microgrid operation
unstable. The effect of line impedance is also taken into account for the connected graph [20]. Despite
improved accuracy because of the fully connected network system, any individual link failure affects
the system performance. Appropriately, it is required that the average voltage over the microgrid is
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directed at the global voltage set point controlled by the tertiary control, which is called global voltage
regulation [21,23]. The efficiency of DC microgrids varies because of the effect of communication
delays generated between the nodes to exchange values. This can cause system instability and response
to load sharing of nodes [24–26]. In a bi-directional connectivity graph system, when a large amount
of data is exchanged, errors in communication may occur that result in deterioration of the system
performance [27,28]. Due to the intermittent nature of renewable energy resources, a fast control
scheme is required [26]. A new control scheme at the secondary level is proposed with minimum
data exchange to overcome the mismatch in operating reference points to in turn reduce the stress
and stabilize the system. The proposed control scheme can detect communication link failure and
reliable operation of the system by varying the gain for correction terms. The proposed scheme
does not require the tertiary-level control which is usually used in conventional consensus-based
communication control.
This paper focuses on the improvement of the secondary-level control of DC microgrids. The main
features of the proposed distributed cooperative control are as follows:
1. Analysis of two-way cooperation in nodes through a communication graph by making
improvements in secondary control, which can detect communication link failure and stabilize
the system accordingly.
2. Each converter has a level of intelligence, which uses the proposed scheme to get correction terms
and adjust the system more accurately.
3. The proposed control system does not require prior knowledge of the nodes, which gives it
plug-and-play capability.
4. A sparse communication network is spanned throughout the microgrid, through which converters
can communicate with their neighbors, which is completely different from the centralized
control approach.
This manuscript is organized as follows: Section 2 is related to the detection of communication
islanding and its impact on the system. An introduction to graph theory is presented in Section 3.
Section 4 demonstrates the proposed distributed control. Section 5 presents the case studies and
simulation. Finally, the conclusions of the paper are drawn in Section 6.
2. Detection of Communication Islanding and Impact
After link failure, small islands form in the DC microgrid network. The proposed scheme uses
a bi-directional sparse network in which every node is connected to its neighboring nodes, as in
Figure 1. In normal operation, consensus control will converge the system on global reference points.
In case of communication link failure, the proposed secondary control detects and shifts the system
control to primary control of the disconnected node, which overcomes the need for tertiary Control.
Conventional consensus-based communication control systems use tertiary control in the case of link
failure. The advantage of shifting the system to primary control is that it operates on a fixed reference
value, without being unstable or generating any stress on the microgrid system. As shown in Figure 2,
secondary-level control is modified to detect link failure on the basis of the values which are received
from neighbors. If any value is missing or not received, a link failure is detected and the system is
shifted to primary control. Otherwise, tertiary control is needed to overtake control of the system
in order to remain stable. The flowchart in Figure 3 elaborates this operation. The proposed control
method is modified with a logical switch, which removes the requirement for tertiary control by
controlling the gain of the correction term on the secondary control of the disconnected node. Proposed
Switch technique varies the gain on detecting, as an example if one side communication link failure
gain becomes half or both side communication failure then gain becomes zero. The system remains
stable and will not generate stress on the disconnected node.
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Figure 1. General layout of a micro-grid: (a) Power-supplying nodes; (b) Communication network
spanned among nodes for data exchange.
Figure 2. DC micro-grid (MG): (a) Regular 4-node DC MG; (b) Communication fault 4-node DC MG.
Figure 3. Proposed secondary control for a DC microgrid.
3. Review of Graph Theory
A DC microgrid (MG) system can be represented using graph theory in the form of a graph.
The requirement for representing a DC MG using graph theory arises due to the increased number
of nodes. So, irrespective of the communication method, the information transfer from one node
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to another can be expressed graphically. Graph theory is a well-established field of mathematics
which helps to study different scenarios and cases in DC MG systems for the exchange of information
flow [27].
A distributed cooperative control can be represented graphically. Figure 1 shows the physical
and cyber layers of the DC microgrid. Nodes represent the active sources and edges show the
communication links between the nodes. The cyber layer lays the network to achieve global consensus
by exchanging information with neighbors, which is an improvement upon conventional consensus
systems. By exchanging values with neighbors, every agent sets its reference values according to
neighbors information [28]. Thus, cooperative control offers a global consensus, provided with the
help of the communication network. So, communication link failure affects the system stability in
achieving convergence and generates stress on nodes [12,29].
A bi-directional communication network as in Figure 1b can be represented using graph theory.
Such a graph is usually represented mathematically as a set of nodes VG =
[
Vg1 , V
g
2 , V
g
3 . . . . . . ..V
g
N
]
connected through the edges EG ⊂ VG × VG. This set consists of elements such as i, j = 1, 2, 3, . . . . . . ..n
and i = j. When an edge exists between nodes vi and vj, it is called adjacent and the system creates an
adjacent matrix AG =
∣∣aij∣∣ ∈ RN×N , where N is the number of active source nodes. Adjacency matrix
AG consists of the communication weights, where aij > 0, if
(
vgj , v
g
i
)
∈ EG and aij = 0, otherwise. aij is
the coefficient of communication for transferring data from node j to node i. Here the adjacency matrix
is considered with a time-invariant function. Ni =
{
j
∣∣∣(vgj , vgi ) ∈ EG} denotes a set of all neighbors of
point i; that is, if i, j ∈ Ni, then vgi receives the information from v
g
j . The degree matrix consists of an
in-degree matrix and an out-degree matrix. The in-degree matrix DinG = diag
{
dini
}
is a diagonal matrix,
dini = ∑j∈Ni aji. Similarly, with the out-degree matrix D
out
G = diag
{
douti
}
, douti = ∑i∈Ni aji. A Laplacian
matrix is defined as LG = DinG − AG, whose eigenvalues adjust the global values for the microgrid.
The Laplacian matrix is assumed to be balanced if the in-degree and out-degree matrices of every
node are the same (i.e., DinG = D
out
G ). Essentially, the in-degree matrices have a greater effect on the
global dynamics of the node, which is influenced by its neighbors. In a practical system, if the graph is
undirected (which means all the links are bi-directional), then the Laplacian matrix is balanced [30–32].
4. Proposed Distributed Control
The global dynamics of voltage regulation and load sharing are the primary uses of the secondary
control, which requires proper set points in order for every converter to operate. The proposed
distributed control technique has the ability to detect link failure and stabilize the system during
communication islanding. Communication link failure affects the system’s stability and functioning.
The proposed control method is modified with a control switch that can detect the communication
link failure, which can be on one side or on both sides and shifts the system to primary droop control.
In primary control, the system works on droop and remains stable without using any tertiary-level
control. The proposed scheme is shown in Figures 3 and 4, where a node receives reference points from
neighbors and in the case of failure will stop secondary control and shift to primary control. A flowchart
for the proposed control method is also shown in Figure 5, which explains the proposed control method
better. When the information received from a neighbor’s system converges to a common reference
point, it increases cooperation for load sharing and voltage reference points. Common reference points
are consistently updated through a voltage regulator and a current regulator. Node reference voltage
can be expressed as [32]:
v∗i = v
re f
i + δvi + δii, (1)
where vre fi , δvi, and δii are the global voltage parameters for constant reference voltages, voltage
correction term of ith node, and current correction term for ith node, respectively. Reference points
are further tuned in Figure 3 using observers (Voltage and Current) on each node. In the case
of any mismatch with the node’s reference point, correction terms are generated by the voltage
353
Electronics 2018, 7, 90
observer δvi and the current observer δii to converge the system for better load sharing and voltage
regulation. The proposed controller has a logical switch with a voltage observer and a current observer.
The proposed controller detects communication link failure, whereas the voltage observer on node i
senses the voltage across the microgrid to compare voltage with the global reference vre fi and converge
the voltage of node i to clear any mismatch between nodes using the PI (Proportional Integral)
controller Gvi(s). A distributed cooperative observer estimates the voltage and current compared
with the neighbor’s data for the average microgrid reference, as implemented in Figure 2. It uses the
dynamic consensus framework to process the neighbors’ exchange data with local data and adjust the
voltage regulation for the microgrid. Figure 4 explains the main operation of the voltage observer to
take global voltage averages. The voltage observer at node i receives the neighbor voltages v∗j (j ∈ Ni),
which can be written as [13]:
v∗i (t) = vi(t) +
∫ t
0
∑
j∈Ni
aij
(
v∗j (τ)− v∗i (τ)
)
dτ. (2)
Differentiating can be expressed as Equation (2):
.
v∗i =
.
vi + ∑
j∈Ni
aij
(
v∗j − v∗i
)
=
.
vi + ∑
j∈Ni
aijv∗j − dini v∗i . (3)
Global observer dynamics can be arranged as:
.
v =
.
v −
(
DinG − AG
)
v =
.
v − Lv. (4)
The protocol which is used to update the set point for voltage in the voltage observer is referred
to as dynamic consensus. As shown in Equation (4), the local set point (i.e., vi) is directly input into
the estimation algorithm. Thus, any change in voltage at node i’s local set point quickly responds to
the situation. As a result, the new v∗i is set in the local system and also sent to the neighbors for the
reference of other nodes [33].
Figure 4. Voltage observer in the proposed secondary control.
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Figure 5. Proposed algorithm flow chart.
The vector for voltages v = [v1, v2, . . . . . . , vN ]
T carries the measured voltage for each node.
Similarly, the correction estimation vector is v∗ =
[
v∗1, v
∗
2, . . . . . . ., v
∗
N
]T and carries all the global
voltage set points for all nodes. An equivalent equation for frequency can be expressed as:
sV − v(0) = sV − v(0)− LV. (5)
A current regulator of node i checks the current reference value and tries to make a correction
term to ensure equal load sharing between each node. Distributed line impedance varies the droop
controller performance. As on node i, it compares local per-unit iPUi current with the neighbors’
weighted average current per-unit and finds the correction value for current δi [13].
δi = ∑
j,∈Ni
aji
(
iPUj − iPUi
)
, (6)
where aji is the weight of the communication link, iPUj is the current from neighbors, and i
PU
i is
the current of node i. Thus, if any mismatch between the per-unit current of the converters occurs,
the current regulator will generate the correction term and adjust the current into a balanced form.
4.1. Single Converter model
DC MG systems based on multiple DC–DC converters usually have high switching frequency.
Therefore, the impact of non-linearity in switching frequencies is averaged out, and owing to this
fact the converters are a model based on state average modeling, and consensus control is also
approximated as continuous in the time domain. However, when a connection failure occurs, the delay
is very large in comparison to the normal delay in a communication network. The small signal model
for a Buck converter is shown in (7) [34–36]:(
di
dt
dv
dt
)
=
(
0 − 1L
1
C − 1RC
)(
i
v
)
+
(
D
L
0
)
Vg. (7)
The transfer function for output values:
Gvd =
v(s)
d(s)
=
vg
LCs2 + LR s + 1
, (8)
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Gid =
i(s)
d(s)
=
I + VoCs + VoR
LCs2 + LR s + 1
. (9)
4.2. DC MG System Modeling
Let global reference voltage vre f =
[
vre f1 , . . . . . . . . . ., v
re f
n
]T
and actual supplied current
i = [i1, . . . . . . in]
T vectors. The cooperative control of Figure 3 generates terms δv1 and δii which
are also represented as δv2 at the primary control signal point [13]. Accordingly,
ΔV1 = H
(
Vre f − V
)
, (10)
ΔV2 = −cGLIPU . (11)
Δv1 =
[
δv11, . . . . . . ., δv
1
N
]T and Δv2 = [δv21, . . . . . . ., δv2N]T are voltage and current correction term
vectors. The Laplace transforms of Δv1 and Δv2 are ΔV1 and ΔV2. H = diag{Hi} is the voltage
controller matrix and G = diag{Gi} is the current controller matrix. IPU is the Laplace transform of
iPU , which is the per-unit current vector iPU =
[
iPU1 , . . . . . . i
PU
N
]T .
IPU = I−1rated I (12)
By, substituting (11) in (12),
ΔV2 = −cGLI−1rated I. (13)
The local voltage set point for proposed controller is
V∗ = Vre f + ΔV1 + ΔV2 − rI, (14)
where v∗ =
[
v∗1, . . . . . . . . . ., v
∗
n
]T is the vector of the local voltage set and its Laplace transform is V∗.
r is the virtual resistance matrix. Substituting (10) and (13) in (14),
V∗ = (IN + H)Vre f + HV −
(
cGLI−1rated + r
)
I. (15)
The dynamic behavior of the converter with a closed loop can be expressed as:
Vi = Gci (s)V
∗
i , (16)
where Vi and V∗i are the voltage and G
c
i is the gain of converter i. The global dynamics of the converter
will be
V = GcV∗, (17)
where the transfer matrix is Gc = diag
{
Gci
}
. By substituting (15) in (17),
V = Gc
(
(IN + H)Vre f + HV −
(
cGLI−1rated + r
)
I
)
. (18)
By rearranging (5), we can get
V = s(sIN + L)
−1V = HobsV. (19)
Let us suppose a delay function in the neighbor’s reference voltages. All of the delays are equal
and periodic for delay value τ.
V = s(sIN + L)
−1V = HobsV × esτ (20)
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For some sample of time, this function will be stable. The DC MG admittance matrix Ybus is
related to actual supplied current as
I = YbusV. (21)
The detail of the distribution grid is contained in an admittance matrix. Therefore, (18) can be
expressed as ⎧⎨⎩ V =
(
G−1c + HHFobs × esτ +
(
cGLI−1rated + r
)
Ybus
)−1
(IN + H)Vre f ,
I = ((YbusGc)
−1 + HHFobsY
−1
bus × esτ + cGLI−1rated + r)
−1
(IN + H)Vre f .
(22)
Equation (22) describes the global dynamic with proposed controls, the system being linear. Suitable
values for different gains can be found, such that poles of the system lie in the left half of the plan and
the system will be stable for some open interval of delay τ.
For periodic and synchronized communication, the value of τ should be small enough such that
system can achieve reasonable stability and robustness as targeted by the design specification. At the
same time, it should be large enough such that it can be realized by practical means of implementation.
It can safely be assumed that small variations in delay will not cause any system instability, as the
bandwidth of secondary control, which depends on communication-based control, is quite a bit lower
than communication rate. If the delay increases due to some uncertainty in the communication link,
then the link can be considered as broken and reliance on such communication is not appropriate,
as it can jeopardize system stability. A more generalized limit to this uncertain value of delay can be
derived by discretizing the system and extending Lemma 1 of the agreement protocol in the presence
of noise [27]. This is expressed as follows: consider the discrete time equation for agreement protocol:
z(k + 1) = (I − γ(k)L(g))z(k). (23)
Equation (23) satisfies the following state:
lim
k→∞
γ(k) = 0,
∞
∑
k=1
γ(k) = ∞, and
∞
∑
k=1
γ2(k) < ∞. (24)
Lemma 1. For a connected graph, the system’s trajectory (23) convergences to the agreement set A w.p.1 (with
probability 1) if the condition in (24) holds and for all k ≥ 1, γ(k) ≤ 2/λn(g).
For system convergence, a delay γ(k) ≤ 2/λn(g) with fixed boundary according to Lemma 1,
So the system will converge and remain stable under such boundary that the nodes consider stable
and healthy. more than this delay boundary that node consider as failed in communication network.
5. Case Studies and Simulation
A circular bi-directional communication ring was considered for the DC MG experimental setup
to check the effectiveness and performance of the proposed control method by performing simulations
in MATLAB, as shown in Figure 6. For the considered case study, the DC MG had a four-node radial
network in a circular communication structure to support a DC resistive load connected on different
nodes. For communication between nodes, an isolated RS232 was used in setup to exchange reference
values. In the simulated case study, the effect of communication channel transmission delay was
also considered. A detailed switch model was used for power converters to present more realistic
results. The full case scenario is illustrated in Figure 6, and detailed node parameters used for the
experimental setup are given in Table 1, which shows the communication links and power lines.
The circular structure consisted of two-way communication with neighbors, as shown in Figure 7.
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Transmission impedance effect was also considered in the experimental setup. As shown in Figures 3
and 6, the proposed control scheme detects link failure between the connected nodes and adjusts the
gains according to the link failure, as explained in the flowchart in Figure 5. The detection algorithm
is continuously working at every node, and if any link failure occurs, the secondary control quickly
responds to the link failures and varies the gains that affect the voltage correction and current correction
terms. Considering switch S2 in the experimental setup of the case study, only one node was connected
with a load for the worst-case scenario with other nodes sharing the load. Consequently, the system
output voltage and current sharing stabilized as shown in Figure 8a,b. The system remained stable,
with variations in secondary control gain accordingly. Whenever link failure occurred in the MG as
in Figure 7c, the proposed controller at the secondary level detected the link failure and it varied the
voltage gain and current correction, as can be seen in Figure 8c,d. It can be seen from Equations (1)
and (6) that for the correction term, the equation is dependent on the neighbor’s reference values.
When a link failure occurs, the reference from the neighbors in the correction equations are constant
or zero, which therefore leads to sharp variations in the system correction term as in Figure 8c,d.
Figure 9a,b display a conventional system without a link failure detection system that generates a
correction term in absence of reference values at the voltage and current correction. This will result in
the output voltage following the input voltage due to correction terms as in Figure 8c,d. The graphical
representation is shown in Figure 7 for different scenarios. Bi-directional system communication links
are assumed to have a balanced Laplacian matrix and adjacency matrix for communication graph
weights using aij to generate correction terms. Figure 7a shows the fully connected balanced Laplacian
matrix as shown in Equation (25):
L =
⎛⎜⎜⎜⎝
2 −1 0 −1
−1 2 −1 0
0 −1 2 −1
−1 0 −1 2
⎞⎟⎟⎟⎠. (25)
Similarly, Figure 7b shows one communication link failure which changes the Laplacian matrix
as shown in Equation (26). On the other hand, if failure of both links occurs, as shown in Figure 7c,
then its Laplacian for the remaining system will be as in Equation (27):
L =
⎛⎜⎜⎜⎝
1 −1 0 0
−1 2 −1 0
0 −1 2 −1
0 0 −1 1
⎞⎟⎟⎟⎠, (26)
L =
⎛⎜⎝ 1 −1 0−1 2 −1
0 −1 1
⎞⎟⎠. (27)
During regular connectivity, all four nodes will work normally and exchange values with
neighbors for correction terms as shown in Figure 6 and the first case of Figure 7a. With that correction
term, the system will converge to a common reference point and share the load in a balanced form.
Whereas, if one link failure occurs in any two nodes as in Figure 7b, the Laplacian will be different as in
Equation (26), and consensus will work normally, in which it will vary the gain and adjust the system in
order to maintain its stability and load sharing. As a result, the system has no effect on regular working
of DC MG. If links fail on both sides then one node is communication islanding, whereas all other
nodes can exchange information with each other. In that case, the proposed algorithm will maintain
stability and load sharing by shifting the islanded node to droop by varying its gain. In contrast,
the conventional secondary control would no longer be able to stabilize the system and requires tertiary
control to take over the system for normal operation. The usage of the proposed control method helps
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in stabilizing the system performance and neutralizing the need for tertiary control in the system.
By using a simulation study, comparisons were made between the conventional secondary control
with the proposed control as shown in Figures 8 and 9. Two cases were considered in the simulation:
one is fully connected and the other is communication islanded, in which both links are assumed to be
failed. Initially, the system worked in a fully connected condition, but link failure occurred at 1.5 s,
and as in Figure 8, the proposed algorithm maintained system stability and load sharing. In contrast,
the regular consensus system became unstable, which affected system performance.
 
Figure 6. Proposed DC Microgrid experimental setup for case study.
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Figure 7. Different scenarios for DC MG.
Figure 8. Results of proposed secondary control simulation: (a) node voltages; (b) node current;
(c) voltage correction term; (d) current correction term.
 
Figure 9. Results of conventional secondary control simulation: (a) node voltages; (b) node current;
(c) voltage correction term; (d) current correction term.
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Table 1. Parameters for single converter node in DC microgrid.
Parameters Values
Input Voltage 600 V
Output Voltage 400 V
Droop gain (GDroop) 0.025
Resistive Load 80 ohm
Line Resistance 0.0005 ohm/m
Line inductance 0.50 μH/m
Line Length 100 m
Switching Frequency 10 kHz
Filter Inductor 1 mH
Filter Capacitor 300 μF
Communication Channel Bandwidth Delay at 20 kHz 0.15 ms
Inner loop Kp = 10
Ki = 0.05
Outer loop Kp = 40
Ki = 0.05
Voltage Observer Kp = 6
Ki = 0.1
Current Observer
Kp = 0.11
Ki = 0.6
Plug-and-Play Capacity
The proposed system has plug-and-play capability. When one or more nodes’ communication
links fail at any time, the proposed controls stabilize the system. Communication link failure makes
communication islands of varied sizes in the system. The proposed controls work to balance the
system in the case of communication islanding. The performance of the DC MG shown in Figures 8
and 9 was satisfactory under such case. A load variation test was also done on the proposed control
scheme, and it performed well and balanced the system in time, as in Figure 10.
Figure 10. Load variation in the DC microgrid: (a) node voltage; (b) node current.
6. Conclusions
A distributed control scheme is proposed for a DC microgrid with some level of intelligence to
check the communication link failure at the secondary level control. The proposed communication
islanding algorithm scheme detects the link failure, and if any failure occurs, the proposed control
scheme stabilizes the system and maintains load sharing. After detecting link failure, the proposed
control scheme varies the gain of the correction term for the voltage and current observers, which
stabilizes the system’s operation during communication islanding and achieves a global reference point.
This study shows that the proposed secondary control scheme is effective and provides stability to the
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system in the case of a communication islanding scenario. The performance of the proposed scheme
in communication link failure detection and stabilizing the system operation was tested through
MATLAB/Simulink.
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Abstract: Recently, wireless power transfer (WPT) systems with active receivers have been proposed
for conduction loss reduction, bidirectional power transfer and efficiency improvement. However,
the synchronization of WPT systems is complex in nature with the selection of high operating
frequencies. Without proper synchronization, power oscillations appear and the system can become
unstable. In this paper, a detailed analysis of different WPT systems is presented and the essence
of the synchronization technique is derived as being composed of two functions: independent
frequency locking and reference phase calibration. The voltage across the receiver-side compensation
capacitor is divided and utilized for frequency locking, whereas the reference phase calibration is
realized through software code. The proposed method is effective and easy to implement, with a
lower overall cost due to its simplicity. The technique can work effectively at high frequency and
withstand large variations of operating frequency, load and mutual inductance. In addition, it can
address the synchronization problem of multiple active receiver WPT systems with and without
cross coupling among the receiving coils. Theoretical analysis and experimental results validate the
proposed technique.
Keywords: active receivers; frequency locking; reference phase calibration; synchronization; wireless
power transfer
1. Introduction
Wireless power transfer (WPT) techniques can realize energy transmission through coupled coils
without the need for physical contact between the transmitter and the receiver [1–3]. Considerable
efforts are put into the modeling, performance analysis, design and optimization of WPT systems [4–10].
The operating frequencies of WPT systems can range from kHz to MHz. Radio frequency (RF) WPT
systems operate at higher frequencies (such as 6.78 MHz and 13.56 MHz) and aim to increase the
power transfer capacity [10–12]. Since the frequency is too high for digital signal processors (DSP) to
control the transitions in RF WPT systems, diode rectification is widely adopted which brings about
high forward voltage losses. Inductive power transfer systems with lower operating frequency (such
as 85 kHz) can be used to transmit higher power levels such as in electric vehicle charging scenarios.
Although inductive power transfer systems transmit power wirelessly in a shorter distance than RF
systems, their overall efficiencies and power levels are higher. To avoid large transmission losses,
various methods are investigated to achieve high efficiency. Recently, inductive power transfer systems
with active receivers are the focus of study [13–16]. These systems can realize bidirectional power
transfer [17–19] and contribute to efficiency improvement [20–22]. An active receiver in Reference [20]
contributes to a maximum efficiency rise of 10% compared with traditional diode rectifiers. However,
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such systems are complex in nature and some issues remain unresolved, such as the synchronization
problem. The transmitter and receiver are contactless, whereas the control signals of the primary and
secondary sides are in rigorous sequential relationships [23]. Although, theoretically the controllers
can have the same operating frequency, the actual output frequencies may differ due to manufacturing
tolerances of the devices. For DSP TMS320F28335 [24], the frequency precisions of regular pulse
width modulator (PWM) and high resolution pulse width modulator (HRPWM) at 100 kHz are
0.1% and 0.002%, respectively. The corresponding maximum errors in the frequencies are in the
range of 100 Hz and 2 Hz, respectively. Although the frequency deviations are much smaller as
compared to the fundamental operating frequency, the WPT system becomes unstable. Without
effective synchronization, the phase angles between the primary and secondary resonant voltages will
change periodically, which results in power oscillations. Thus, synchronization of the WPT systems
with active receivers is necessary and crucial for stable system operation.
Synchronization methods of the WPT systems can be classified into three categories as elaborated
in Figure 1. The first method, as shown in Figure 1a, is introducing an external clock such as general
packet radio service (GPRS), code division multiple access (CDMA) and Wi-Fi. Such systems can work
only in places where the communication signals are available and stable. When the signal transfer
path changes, phase error will appear due to changed time delays of different controllers. Thus, this
technique cannot be easily applied to systems where the transmitter and receiver spatially move with
respect to each other, such as mobile phone and electric vehicle charging scenarios [25]. The second
method is, installing real-time clocks on the transmitter and receiver sides as shown in Figure 1b, which
can include on-board atomic clocks and precision oscillators. This method is expensive, whereas small
frequency discrepancies still exist. Cumulative error occurs during a long-time operation. The third
method is, considering the transmitter as a source and synchronizing the receiver using auxiliary
devices as shown in Figure 1c. The feasibility and robustness of the third scheme is greater in these
methods. In References [17,18,26,27], a sense winding on the secondary side is proposed to capture
the magnetic flux generated by the primary resonant current in order for synchronization. A voltage
signal on the sense winding can be induced and the phase locking loop (PLL) is used to detect the
primary time sequence. However, secondary magnetic flux produces an undesired voltage, which
can deteriorate the synchronization performance seriously. A compensation circuit should be added
to eliminate the phase error caused by this effect, whereas the circuit parameters depend heavily
on the operating conditions. As reported in Reference [17], the phase error can be about 22% when
the coupling factor is decreased by 50% and 15% when the primary compensation capacitance is
decreased by 20%. In Reference [20], secondary current is sampled by the sensor for synchronization.
Except for the cost and frequency bandwidth of the sensors, the phase error caused by the time
delay of the devices is corrected by a carefully designed and parameter-sensitive phase-shift circuit.
In References [28,29], the real and reactive powers produced by the receiver are utilized to estimate
the position of the voltage vector induced by the primary converter. This method requires accurate
samplings of secondary high-frequency resonant current and voltage, as well as a complex processing
hardware circuit and calculation algorithm. In multiple active receiver applications, the magnetic field
becomes more complex, which increases the difficulty in phase compensation. Previous works largely
focus on the applications and contributions of multiple active receiver WPT systems [30,31], whereas,
synchronization techniques have not been explored due to their complexity.
Since time delay of the synchronization signal can lead to phase errors, it can be inferred that the
accuracy of the synchronization technique is closely related to the signal transmission speed. A higher
speed, therefore, corresponds to a higher accuracy. Some high speed methods typically use a laser beam
for synchronization [32]. However, the authors find that the essence of synchronization is frequency
locking which is independent of signal transmission speed. Generally, circuit-based methods are
utilized to correct the phase errors caused by the time delay and system parameter variations [17,20].
The authors find that phase calibration can be easily achieved through software code.
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This paper provides a clear illustration of the synchronization technique for the WPT systems.
Four specific conditions are investigated, namely: Tuned and detuned WPT systems with one active
receiver, and multiple active receiver WPT systems with and without cross coupling among receiving
coils. Through summarizing the analysis of different systems, the essence of the synchronization
technique is deduced and presented. Then, a universal synchronization technique belonging to the
third synchronization category is elaborated and verified through experimental results. The salient
contributions of this work are:
(1) Presenting a detailed analysis of the synchronization technique and clearly decomposing it into
independent frequency locking and reference phase calibration based on mathematical derivations;
(2) Proposing an effective frequency locking circuit that has strong robustness and independence of
system parameters;
(3) Achieving reference phase calibration through software code without using additional phase-shift
circuits, which advances in easy realization and cost effectiveness;
(4) Realizing the synchronization for WPT systems with multiple active receivers.
This paper is divided into five sections. Section 2 analyzes different WPT systems with active
receivers, which contributes to figuring out the essence of the synchronization technique. Based on the
analysis, Section 3 presents the proposed hardware circuit and software code, aiming for frequency
locking and reference phase calibration, respectively. Section 4 validates the feasibility and effectiveness
of the proposed systems through experiments. Section 5 concludes this paper.
 
Figure 1. Synchronization methods: (a) external clock; (b) precision on-board clocks; and (c) auxiliary
synchronization devices.
2. Synchronization Analysis
2.1. Tuned WPT System with One Active Receiver
The schematic of a WPT system with one active receiver is depicted in Figure 2. V1,dc, V2,dc,
I1,dc and I2,dc are the primary and secondary dc voltages and currents, respectively. C1,dc and
C2,dc are the filtering capacitors and RL,2 is the load. L1 and L2 are the transmitting and receiving
coils compensated by C1 and C2, respectively. R1 and R2 are the coil resistances. Q1–Q8 are eight
metal-oxide-semiconductor field effect transistors (MOSFETs). v1 and v2 are the voltages applied on
the resonant network, which contain only the odd frequency components. i1 and i2 are the primary
and secondary resonant currents. Their fundamental frequency components are denoted as v11, v21, i11
and i21, whose root-mean-square (RMS) values are V11, V21, I11 and I21, respectively. Due to the band
pass filtering effect by the resonant network, the fundamental frequency component contributes most
to the transferred power. Therefore, i11 and i21 are nearly the same as i1 and i2, respectively. The typical
waveforms of the system are presented in Figure 3, where v21 leads i21 by ϕ2. 2α1 and 2β2 represent
366
Electronics 2018, 7, 319
the phase angles of the resonant voltages. In most of the previously published papers related to WPT
systems, fundamental harmonic analysis (FHA) and phasor methods are widely adopted [20–22],
which can greatly simplify the analysis. In this paper, boldface letters represent the phasors and capital
italic letters represent RMS values of the phasors. For example, V11 and V11 represent the voltage
phasor and RMS value of v11, respectively.
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Figure 2. WPT system with one active receiver.
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Figure 3. Typical primary and secondary waveforms of a WPT system with one active receiver.
Primary and secondary parameters are identical and the inverting angular frequency ω1 is 1√L1C1 .
Then, Equation (1) is obtained according to primary current loop.
V11 = −jω1M12I21 + I11R1 (1)
Generally, the voltage across R1 is much smaller than V11. Therefore, Equation (1) can be simplified
into Equation (2).
I21 =
V11 − I11R1
−jω1M12 ≈
V11
−jω1M12 (2)
Neglecting the losses of the active bridge, energy conservation equation of the receiver can be
derived as
V21 I21 cos ϕ2 = V2,dc I2,dc. (3)
According to fundamental harmonic analysis, V11 and V21 can be obtained.
V11 =
2
√
2 sin α1
π
V1,dc (4)
V21 =
2
√
2 sin β2
π
V2,dc (5)
Thus, the expression of I2,dc can be deduced as
I2,dc =
8 sin α1 sin β2 cos ϕ2
π2ω1M12
V1,dc. (6)
When the primary and secondary controllers operate at different frequencies (f 1 and f 2,
respectively), ϕ2 is expressed as
ϕ2 = 2π( f1 − f2)t + ϕ2,0, (7)
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where ϕ2,0 is the initial phase of ϕ2. ϕ2,0 is determined by controllers, whereas it may be different from
the coded phase.
Then, I2,dc is derived by substituting Equations (7) into (6).
I2,dc =
8V1,dc sin α1 sin β2
π2ω1M12
cos[2π( f1 − f2)t + ϕ2,0] (8)
When f 1 = f 2, I2,dc is stable. Furthermore, when ϕ2,0 = 0, I2,dc reaches peak value which benefits
power transfer.
2.2. Detuned WPT System with One Active Receiver
Figure 4 shows the equivalent circuit of an active bridge. Z2 represents the equivalent impedance
of the active bridge on the AC side, which consists of resistive and reactive components. The phase of
I21 is denoted by ϕi2 . Then, V21 can be expressed as
V21 =
2
√
2 sin β2
π
V2,dce
j(ϕ2+ϕi2 ). (9)
Since I2,dc = V2,dc/RL,2, Equation (3) can be deduced into Equation (10).
V21 I21 cos ϕ2 =
V2,dc2
RL,2
(10)
Therefore, I21 can be obtained and I21 can be rewritten as
I21 =
πV2,dce
jϕi2
2
√
2RL,2 sin β2 cos ϕ2
. (11)
The expression of Z2 can be derived as Equation (12) according to Equations (9) and (11), which is
related to ϕ2.
Z2 =
V21
I21
=
8 sin2 β2 cos ϕ2RL,2ejϕ2
π2
(12)
Furthermore, the relationship between I2,dc and I21 can be obtained as Equation (13).
I2,dc =
2
√
2 sin β2 cos ϕ2
π
I21 (13)
The transmitter can operate at various frequencies and the dual-side parameters can be different
in practice, that is, the system can be detuned. The primary and secondary reactance are expressed as
Equations (14) and (15).
X1 = ω1L1 − 1ω1C1 (14)
X2 = ω1L2 − 1ω1C2 (15)
Therefore, the dual-side current loops can be derived as follows.
V11 = −jω1M12I21 + 11(R1 + jX1) (16)
0 = −jω1M12I11 + I21(R2 + jX2 + Z2) (17)
Then, the secondary current I21 can be deduced as Equation (18).
I21 =
jω1M12V11
(R1 + jX1)(R2 + jX2 + Z2) + ω12M122
(18)
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By combining Equations (4), (13) and (18), the following equation can be obtained.
I2,dc =
8ω1M12V1,dc sin α1 sin β2
π2
cos ϕ2
|(R1 + jX1)(R2 + jX2 + Z2) + ω12M122| (19)
Defining the function g2(ϕ2) to indicate the influence of ϕ2 on I2,dc.
g2(ϕ2) =
cos ϕ2
|(R1 + jX1)(R2 + jX2 + Z2) + ω12M122| (20)
By substituting Equations (7) and (20) into Equation (19), I2,dc can be rewritten as
I2,dc =
8ω1M12V1,dc sin α1 sin β2
π2
g2(2π( f1 − f2)t + ϕ2,0). (21)
The output current is related to the frequency difference of the controllers and the initial phase.
Without synchronization, ϕ2 changes periodically, resulting in the variation of g2(ϕ2). As a result, I2,dc
will oscillate at the frequency of (f 1 − f 2).
v
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Figure 4. Equivalent circuit of active bridge.
2.3. Multiple Receivers without Cross Coupling
Figure 5 shows a multiple active receiver WPT system without cross coupling among the receiving
coils, which has one transmitter and multiple receivers. The transmitting and receiving coils are
coupled, whose mutual inductances are denoted as M1i (i ≥ 2). Li, Ri, Ci, Ci,dc and RL,i are the
coil inductance, coil resistance, compensation capacitor, filtering capacitor and loading resistance
of receiver i, respectively. vi, ii and Ii,dc are the resonant voltage, resonant current and output dc
current, respectively.
The phase difference between vi1 and ii1 (ϕi) can be expressed as
ϕi = 2π( f1 − fi)t + ϕi,0, (22)
where ϕi,0 and f i are the initial phase of ϕi and the operating frequency of receiver i, respectively.
Equivalent impedance Zi and reactance Xi given by Equations (23) and (24), can be obtained
according to Equations (12) and (14).
Zi =
8 sin2 βi cos ϕiRL,iejϕi
π2
(23)
Xi = ω1Li − 1ω1Ci (24)
The source of the system described is the primary resonant voltage. The original electromotive
force of each receiver coil is induced by the primary current. Therefore, the resonant current frequencies
of the receivers are supposed to be identical to the primary operating frequency. The current loops of
the system are given as follows.
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V11 = −
n
∑
k=2
jω1M1kIk1 + I11(R1 + jX1) (25)
0 = −jω1M1iI11 + Ii1(Ri + jXi + Zi) (26)
Primary current I11 and the receiver-side resonant current Ii1 can be deduced as Equations (27)
and (28).
I11 =
V11
R1 + jX1 +
n
∑
k=2
ω12 M1k2
Rk+jXk+Zk
(27)
Ii1 =
jω1M1iV11
(Ri + jXi + Zi)(R1 + jX1 +
n
∑
k=2
ω12 M1k2
Rk+jXk+Zk
)
(28)
Thus, Ii,dc is derived based on Equation (13).
Ii,dc =
8ω1M1iV1,dc sin α1 sin βi
π2
cos ϕi∣∣∣∣(Ri + jXi + Zi)(R1 + jX1 + n∑
k=2
ω12 M1k2
Rk+jXk+Zk
)
∣∣∣∣ (29)
Zi is related to ϕi. Therefore, function gi(ϕ2, ..., ϕn) is defined to indicate the influence of ϕi on
Ii,dc.
gi(ϕ2, ..., ϕn) =
cos ϕi∣∣∣∣(Ri + jXi + Zi)(R1 + jX1 + n∑
k=2
ω12 M1k2
Rk+jXk+Zk
)
∣∣∣∣ (30)
By substituting Equations (22) and (30) into Equation (29), Ii,dc can be rewritten as
Ii,dc =
8ω1M1iV1,dc sin α1 sin βi
π2
gi((2π( f1 − f2)t + ϕ2,0), ..., (2π( f1 − fn)t + ϕn,0)). (31)
When the cross coupling among the receiving coils is not considered, Ii,dc is a function of the
operating frequency differences (f 1 − f i) and the initial phases (ϕi,0).
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Figure 5. Schematic of a multiple active receiver WPT system without cross coupling.
2.4. Multiple Receivers with Cross Coupling
Figure 6 shows a multiple active receiver WPT system with cross coupling among the receiving
coils. The cross coupling mutual inductances are denoted as Mij (i, j ≥ 2 and i = j). The current loop of
receiver i can be deduced as Equation (32).
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0 = −
n
∑
j=1,j =i
jω1MjiIj1 + Ii1(Ri + jXi + Zi), i ≥ 2 (32)
Then, the receiver-side resonant current Ii1 can be obtained by:
Ii1 =
n
∑
j=1,j =i
jω1MjiIj1
Ri + jXi + Zi
, i ≥ 2. (33)
Thus, the expression of Ii,dc is derived.
Ii,dc =
2
√
2 sin βi cos ϕi
π
∣∣∣∣∣ n∑j=1,j =i jω1MjiIj1
∣∣∣∣∣
|Ri + jXi + Zi| , i ≥ 2 (34)
The equivalent impedance of the receiver and the resonant currents are related to ϕi. Thus,
function gi(ϕ2, ..., ϕn) is defined as follows.
gi(ϕ2, ..., ϕn) =
∣∣∣∣∣ n∑j=1,j =i jω1MjiIj1
∣∣∣∣∣ cos ϕi
|Ri + jXi + Zi| , i ≥ 2 (35)
Ii,dc can be rewritten as Equation (36).
Ii,dc =
2
√
2 sin βi
π
gi((2π( f1 − f2)t + ϕ2,0), ..., (2π( f1 − fn)t + ϕn,0)) (36)
Regardless of their tuned or detuned conditions, having one or multiple active receivers, with or
without crossing coupling, the frequency of receiver-side resonant currents should be f 1. It is found
that Equations (8), (21), (31) and (36) can be written into a similar expression as shown in Equation (37)
where ai is a constant value under a certain system configuration.
Ii,dc = aigi((2π( f1 − f2)t + ϕ2,0), ..., (2π( f1 − fn)t + ϕn,0)) (37)
The synchronization target is to keep Ii,dc constant and find the reference phase of the receivers.
Thus, the synchronization of the WPT systems can be divided into two independent functions: Ensuring
that f 2 = f 3 = . . . = f n = f 1 and ϕ2,0 = ϕ3,0 = . . . = ϕn,0 = 0◦.
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Figure 6. Schematic of a multiple active receiver WPT system with cross coupling.
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3. Proposed Synchronization Technique
The synchronization system can be decomposed into independent frequency locking and reference
phase calibration as analyzed in Section 2. In this paper, the frequency locking is realized by a proposed
hardware circuit and the reference phase calibration is achieved through software code.
3.1. Hardware Circuit
The frequency of receiver-side resonant currents should be f 1. ii flows through Ci. Thus, the
frequency of the voltage across Ci should be equal to f 1 as well. In this paper, the voltage across the
compensation capacitor is utilized for frequency locking.
Figure 7 shows the block diagram and detailed schematic of the proposed frequency locking
circuit, which produces a zero-crossing synchronization signal. The voltage across Ci is divided
over the resistances, which can obtain voltage vci. The high-side resistance Rh is 2 MΩ and the
low-side resistance Rl is 10 kΩ. To ensure that vci stays within a proper range, the values of the
divider resistances should be configured with the power level. A bidirectional Zener diode with
6.8 V reverse breakdown voltage is used to limit the voltage. vci is sent to the comparator TLV3502
(Texas Instruments, Richardson, TX, USA) which can generate a square wave with the frequency f 1.
After passing through the isolator ISO721 (Texas Instruments, Richardson, TX, USA), the frequency
locking signal vfi is fed to the synchronization port of DSP such as GPIO6 in TMS320F28335 (Texas
Instruments, Richardson, TX, USA). The comparator and the isolator are supplied by an isolated
direct-current-to-direct-current (DC/DC) converter ADUM5000 (Analog Devices Inc., Wood, MA,
USA). The resonant capacitor voltage is high and is converted into a digital signal immediately. Thus,
the frequency locking circuit is insensitive to interferences. In addition, the circuit consists of a
comparator, an isolator and an isolated power supply chip, which makes it cost effective and has a low
power consumption.
v v
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Figure 7. Proposed frequency locking circuit: (a) block diagram; and (b) detailed schematic.
3.2. Software Code
vci lags ii by 90◦. However, due to the time delay of the frequency locking and the driver circuits,
ϕi,0 in Equation (37) is uncertain and can differ from the coded initial phase. After locking the frequency,
the reference phases of the controllers should be calibrated, which is implemented by software code.
The coded phase defined in the controller is ϕi’ whose initial value is ϕi,0.’ The task of reference phase
calibration is to change ϕi,0’ to ensure ϕi,0 = 0, that is, vi and ii are in phase. Figure 8 shows the reference
phase calibration process. Firstly, ϕi’ is set at ϕi,0.’ vi and ii are captured by the oscilloscope. Then,
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the system is turned on and vi and ii phase synchronization is observed. If vi and ii are not in phase,
traversal algorithm can be executed to change ϕi,’ where ϕi’ can vary from ϕi,0’ to 360◦ + ϕi,0.’ Once vi
and ii are in phase, the reference phase is locked and ϕi,0’ is determined. Since the time delay remains
almost unchanged for a certain circuit, the corresponding phase error is independent of the load, the
mutual inductance and other system parameters. Furthermore, the reference phase calibration only
needs one execution after the system is implemented and it can be completed within several minutes,
which makes this synchronization technique easy for wide applications.
 , ' '
' '
v i
 
' = '   +
 
Figure 8. Reference phase calibration process.
The main flowchart of the phase calibration process has been elaborated above, whereas the
register configuration details are of great importance as described below. Improper configuration can
lead to the system becoming unstable.
There are three counter modes of the enhanced pulse width modulator (EPWM): count-up mode,
count-down mode and count-up-down mode. For easy calculation of the register values, the count-up
mode is adopted in this work. The frequency locking process in the controller is shown in Figure 9,
where TBPRD1 and TBPRDi (i ≥ 2) are the time base periods (TBPRD) of the PWM modules of the
transmitter-side and receiver-side controllers, respectively. For better understanding, the time delay of
the devices is not considered in this analysis. Ideally, time base periods can be the same. However,
the actual output frequency will deviate from the preset value due to limited frequency precision. In
practice, TBPRDi should be greater than TBPRD1. The receiver-side controller detects the frequency
locking signal at first, where the counter should be equivalent to TBPRD1. Then, the counter is reset to
0. This process can ensure the frequency of vi equal to f 1.
t
v
v
Figure 9. Synchronization process.
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Faulty configurations of the reserved registers can lead to two problems. Firstly, as shown in
Figure 10a, where TBPRDi is smaller than TBPRD1, the counter operates abnormally. The counter
reaches TBPRDi and is reset to 0. When the frequency locking signal appears, the counter is reset to 0
again, resulting in a wrong counting sequence. Therefore, TBPRDi should be greater than TBPRD1.
Secondly, as shown in Figure 10b, although the counter operates normally, an erroneous gate drive
signal is generated. Comparing values of groups A and B (CMPA and CMPB) are used to generate
βi and ϕi. When CMPB (or CMPA) falls into the range of (TBPRD1, TBPRDi), wrong gate drive
signals appear. The counter cannot reach the reserved register value where the control signal is
supposed to be toggled. Then, the gate drive signal remains unchanged, which leads to a wrong vi.
Therefore, the maximum CMPA and CMPB should be slightly smaller than TBPRD1, which is denoted
as CMPmax. The specific value of CMPmax should be determined according to the frequency precision
of the controllers.
t
v
v
 
v
v
t
 
(a) (b) 
Figure 10. Faulty configuration of reserved registers: (a) wrong counting sequence; and (b) comparing
value beyond the counting range.
Figure 11 shows the detailed synchronization process and corresponding relationships among the
reserved register values and the phase angles. The gate drive signals of receiver i are denoted as Q4i−3,
Q4i−2, Q4i−1 and Q4i, whereas the comparing values of the corresponding controller are denoted as
CMPA2i−1, CMPB2i−1, CMPA2i and CMPB2i. The mathematical expressions of the register values are
shown in the following equations.
CMPA2i−1 =
(ϕi,0
′ − ϕi + βi − 90)
360
CMPmax (38)
CMPB2i−1 =
(ϕi,0
′ − ϕi + βi − 270)
360
CMPmax (39)
CMPA2i =
(ϕi,0
′ − ϕi − βi + 90)
360
CMPmax (40)
CMPB2i =
(ϕi,0
′ − ϕi − βi − 90)
360
CMPmax (41)
Since ϕi and ϕi,0’ may range from 0◦ to 360◦, according to Equations (38)–(41), the calculated
CMPA and CMPB values may be beyond [0, CMPmax]. When these values are negative or greater than
CMPmax, several times of CMPmax should be added or subtracted to ensure them falling in the range.
The task of reference phase calibration process is to change ϕi,0’ to track the point where ϕi = 0.
After that, the receiver-side phase angles can be applied for impedance matching or output power
regulation [20,21]. Many wireless charging devices require a constant voltage supply. Thus, Figure 12
shows the control flowchart for constant voltage power transfer, where Ui,dc* represents the desired
voltage. If Ui,dc is greater than Ui,dc* (i.e., Ui,dc,> Ui,dc*), βi is decreased by 1◦. Otherwise, βi is
increased by 1◦. This method is effective and easy to implement.
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Figure 11. Detailed synchronization process and corresponding relationships among reserved register
values and phase angles.
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Figure 12. Flowchart of constant voltage power transfer.
3.3. System Layout
The schematic of the proposed WPT system with multiple active receivers is shown in Figure 13.
A frequency locking circuit is installed on each receiver side that produces the synchronization signal
for each DSP controller.
The prototype system is implemented in the following sequence: Firstly, the coded initial phase
is calibrated and then the corresponding reference phase is written into the controllers. Secondly,
the primary controller is turned on and the primary active bridge inverts the high frequency voltage.
The frequency locking signal is generated, whereas the receiver-side controllers remain on standby
and the diode rectification is used by the receivers. Thirdly, the gate drive signals of the receivers are
generated. Finally, the phase angles are altered according to power transfer requirements.
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Figure 13. System schematic.
4. Experiment and Discussion
To verify the presented synchronization technique, the system is experimentally studied by using
two prototypes: the first WPT system is implemented with one active receiver, whereas, the other with
two active receivers. The specific parameters of the prototypes are listed in Table 1. Three independent
microcontrollers and six Cree half bridges are used [33]. The coil self-inductances and mutual
inductances are measured using inductance, capacitance, and resistance (LCR) meter TH2830 (RIGOL,
Suzhou, China). Chroma programmable alternating-current-to-direct-current (AC/DC) electronic load
model 63803 (Chroma, Marlborough, MA, USA) is utilized to vary the loading resistance. Tektronix
TPS2024B Oscilloscope (Tektronix, Inc., Beaverton, OR, USA) is used to record the experimental
waveforms. The experimental video is attached in Supplementary Materials.
Table 1. Key parameters of proposed system.
Symbol Quantity Value
L1 coil inductance of transmitter 61 μH
L2 coil inductance of receiver 1 61 μH
L3 coil inductance of receiver 2 81 μH
C1 primary compensation capacitance 0.05 μF
C2 compensation capacitance of receiver 1 0.05 μF
C3 compensation capacitance of receiver 2 0.04 μF
4.1. One active Receiver WPT System
Figure 14 shows the photograph of the WPT system with one active receiver. Figure 14a shows
the designed DSP controller which consists of frequency locking circuit, power supply module and
DSP TMS320F28335. Figure 14b shows the view of the complete system. Both the coil inductances are
61 μH, which are compensated by 0.05 μF AC capacitors. V1,dc is 50 V. The power transfer distance
(d12) is 80 mm with the mutual inductance of 16.7 μH.
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Figure 14. Photograph of WPT system with one active receiver: (a) DSP controller; and (b)
overall system.
According to international standard of wireless electric vehicle charging SAE J2954 [34], the
operating frequency of the WPT system ranges from 81. 38 kHz to 90 kHz. The worst possible
synchronization scenario is investigated in this paper, that is, when f 1 is 90 kHz. The secondary
operating frequency is also set at 90 kHz. Figure 15 shows the experimental result of v1, v2, i2 and
V2,dc without proposed synchronization technique. Both α1 and β2 are 45◦. RL,2 is 50 Ω. The transient
process is shown in the upper portion of the figure, whereas the corresponding enlarged details are
shown in the lower portion. As evident from the figure, V2,dc changes periodically at a frequency
about 0.6 Hz. Because of the limited frequency precision of the microcontrollers, there exists 0.6 Hz
frequency difference between the transmitter and the receiver. Although the frequency difference is
small compared to 90 kHz operating frequency, ϕ2 ranges from 0◦ to 360◦ at 0.6 Hz. Since I2,dc is a
cosine function according to (8), power oscillations appear. When ϕ2 lies within a range of (90◦, 270◦),
the power is transferred from the secondary side to the primary side. However, loading resistance is
utilized in this experiment, which cannot provide the required power. Therefore, V2,dc becomes zero
during this phase range as shown in the lower part of Figure 15a. When ϕ2 lies within a range of (−90◦,
90◦), the power is transferred to the secondary side and V2,dc is a cosine function. In simulations, the
frequency of the gate drive signal is identical to the preset one, which can be used to verify the above
experiment. A simulation in Simulink is implemented and f 1 − f 2 is set at 0.6 Hz. The simulated
result in Figure 15b agrees well with the experiment, which validates the synchronization analysis. It
can be concluded that WPT systems with active receivers cannot function normally without applying
synchronization techniques.
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Figure 15. Power oscillations without synchronization: (a) experimental; and (b) simulated. v1,
50 V/div; v2 and V2,dc,100 V/div; i2, 5 A/div.
Figure 16 shows the experimental synchronization results of the proposed technique under various
conditions, including vf2, v2, i2 and V2,dc. Figure 16a shows the typical experimental waveforms of the
tuned WPT system. The input voltage, the phase angles and the load remain unchanged. The measured
resonant frequency of the system is 91.5 kHz and the transmitter operates at this frequency. As can
be seen in Figure 16a, the frequency locking signal vf2 is stable and v2 is in phase with i2. Figure 16b
shows the typical waveforms of the detuned WPT system where the operating frequency is 90 kHz.
The proposed synchronization technique performs well in the detuned WPT system. Figure 16c shows
the experimental result during mutual inductance variation in the detuned WPT system. d12 changes
from 120 mm to 80 mm, where the mutual inductance changes from 11.1 μH to 16.7 μH. V2,dc decreases
with the increase of mutual inductance. As evident from the enlarged details, the system is stable
and v2 is still in phase with i2. Figure 16d shows the experimental result during load variation in the
detuned WPT system. RL,2 changes from 50 Ω to 25 Ω by connecting the electronic load in parallel.
Although V2,dc decreases by nearly half, v2 and i2 remain in phase.
The proposed synchronization system can work effectively with variations in operating frequency,
coil position and load. Then, β2 can be used to regulate the output power. Figure 17 shows the
constant voltage power transfer process. The reference output voltage is set at 100 V. To guarantee
the transferred power, V1,dc is increased to 80 V in this experiment. The load changes from 50 Ω
to 25 Ω. To better record and observe the transition, β2 is varied by 1◦ each 100 millisecond in this
experiment. As evident from the figures, β2 increases with decreasing RL,2 to supply more power and
V2,dc stabilizes at the desired 100 V within 0.25 s. The setting period can be decreased by reducing the
observation time and increasing the increment or decrement to β2. The received power increases from
200 W to 400 W and the dc-to-dc efficiency increases from 91.5% to 92.3%. For operational convenience,
a magnetic core has not been used on the receiver side. The coupling factor can be increased by
installing a magnetic core, which can improve the overall efficiency.
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Figure 16. Experimental synchronization results of proposed technique under various conditions:
(a) tuned WPT system; (b) detuned WPT system; (c) mutual inductance variation in detuned WPT
system; and (d) load variation in detuned WPT system. vf2, 5 V/div; v2 and V2,dc, 100 V/div; i2, 5 A/div.
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Figure 17. Constant voltage power transfer. vf2, 5 V/div; v2 and V2,dc, 100 V/div; i2, 10 A/div.
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4.2. Multiple Active Receiver Wpt System
Figure 18a,b show the photographs of the multiple active receiver WPT systems without and
with cross coupling between receiver-side coils, respectively. V1,dc is 50 V and α1 is set at 45◦. RL,2
and RL,3 are 50 Ω. L3 is 81 μH, compensated by 0.04 μF AC capacitor. The calculated resonant
frequency of receiver 2 is 88.5 kHz. The systems operates at 90 kHz, that is, the complex detuned
condition. To confirm that the receivers can work under different conditions, β2 is set at 45◦ and
β3 at 30◦. In Figure 18a, the transmitting coil lies in the middle and the cross coupling between the
two receiving coils is neglected. Both d12 and d13 are 80 mm. M12 and M13 are 21.2 μH and 16.7 μH,
respectively. In Figure 18b, the receivers are put on the above. Except for the mutual inductances
among the coils, the system parameters remain the same. M12, M13 and M23 are 8.9 μH, 11.7 μH and
4.8 μH, respectively. The cross coupling mutual inductance between the receiving coils is comparable
with the mutual inductances.
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Figure 18. Multiple active receiver WPT systems without and with cross coupling between receiver-side
coils: (a) without cross coupling; and (b) with cross coupling.
Figure 19a shows the typical waveforms of the successful synchronization result without crossing
coupling, including v2, i2, v3 and i3. As evident from the figure, v2 and v3 are in phase with i2 and i3,
respectively. The power is transferred to the active receivers successfully. Figure 19b shows the typical
waveforms of the system with cross coupling between two receiver-side coils. The synchronization
system performs well and the WPT system is stable. These experiments confirm the feasibility of the
proposed synchronization technique in multiple active receiver WPT systems.
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Figure 19. Successful synchronization results of multiple active receiver systems without and with
cross coupling between receiver-side coils: (a) without cross coupling; and (b) with cross coupling. v2
and v3, 50 V/div; i2 and i3, 5 A/div.
4.3. Discussion
This paper provides a comprehensive synchronization analysis of different WPT systems
and decomposes the synchronization system into independent frequency locking and reference
phase calibration. Table 2 summarizes the comparisons of different synchronization techniques.
The inverter’s operating frequency is 20 kHz in References [6,17], 30 kHz in Reference [20] and
85 kHz in Reference [29]. A higher operating frequency can amplify the phase errors observed
in Reference [17]. Thus, the synchronization difficulty increases with the increasing frequency.
The proposed system can operate at 90 kHz, validating the effectiveness of proposed frequency locking
method. In addition, the proposed synchronization technique is independent of system parameters
and the phase error can be calibrated in advance. Thus, it can perform well under different conditions
such as frequency variation, mutual inductance variation, load variation and so forth. Usually, a critical
and parameter-sensitive phase-shift circuit is needed to compensate the phase error caused by time
delay. However, it is easier to achieve reference phase calibration by software code, which reduces
the complexity and cost of the synchronization circuit. Although the proposed technique is validated
through a resistance load, it can be effectively applied to battery charging and bidirectional power
transfer systems.
Table 2. Comparisons of different synchronization techniques.
Source
Operating
Frequency
Frequency
Variation
Mutual
Induction
Variation
Load
Variation
Multiple
Receivers
Phase
Calibration
Method
Complexity
[6] 20 kHz × × √ × N/A N/A
[17] 20 kHz × √ √ × Circuit-based Complex circuit and algorithm
[20] 30 kHz × × √ × Circuit-based N/A
[29] 85 kHz × √ √ × Circuit-based Complex circuit and algorithm
This
paper 90 kHz
√ √ √ √
Software Code Simple circuit andsimplified algorithm
5. Conclusions
This paper presents a detailed synchronization analysis of WPT systems with active receivers. The
synchronization problem is decomposed into two independent parts: frequency locking and reference
phase calibration. Based on the analysis, a novel synchronization technique is proposed where
frequency locking is realized through the hardware circuit and reference phase calibration is achieved
through software code, which is a great progress for synchronization system design. In experiments,
frequency locking can be realized at 90 kHz and reference phase calibration only requires one execution
after the system is implemented. The proposed synchronization technique adapts to multiple active
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receivers under tuned and detuned conditions. In addition, the synchronization system performs well
when key system parameters vary. Constant voltage power transfer can be realized with 92.3% dc-to-dc
efficiency at 400 W received power. The feasibility and effectiveness of the proposed synchronization
technique have been verified by theoretical analysis and experimental results.
Supplementary Materials: The following are available online at https://zenodo.org/record/1485267#.W-
qdtFLFKJ0.
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Abstract: Battery charging is a fundamental application of Wireless Power Transfer (WPT) systems
that requires effective implementation of Constant Current (CC) and Constant Voltage (CV) power
conduction modes. DC-DC converters used in WPT systems utilize large inductors and capacitors
that increase the size and volume of the system in addition to causing higher DC losses. This work
proposes a novel single-switch active rectifier for phase controlled WPT systems that is smaller in
volume and weight as compared to conventional WPT topologies. The proposed method simplifies
the control scheme using improved Digital Phase Control (DPC) and Analog Phase Control (APC)
to realize the CC and CV power transfer modes. Furthermore, it prevents forward voltage losses in
Silicon Carbide (SiC) switches and shoot through states with improved switching patterns. Simulation
studies and experimental results are added to verify the effectiveness of the proposed methodology.
Keywords: active rectifiers; single-switch; analog phase control; digital phase control; wireless
power transfer
1. Introduction
WPT techniques can realize energy conversion without physical connections. It has gained
tremendous attention in both research and industry. Recently, wireless charging is the focus of
study. To improve battery life time, the system has special requirements for the charging current
and voltage profiles. WPT systems can realize both CC and CV power transfer modes through
either primary or secondary side control. However, primary side control requires an additional
communication channel [1,2]. It is more simplified and straightforward to directly achieve the
CC and CV power transfer modes through secondary side control. Therefore, various DC-DC
converters [3–8] are installed on the receiver side for power regulation, including buck converter [4],
boost converter [5,9,10], and buck-boost converter [6,11]. Although DC-DC converters have simpler
controls, they require additional capacitors and inductors that increase the weight, volume, and cost
of the receiver. In addition, more cascaded circuits result in more losses on the DC side. To address
these drawbacks, researchers propose active rectifiers on the receiver side. Active rectifiers are
initially put forward to reduce the conduction losses of the diode rectifier and transfer the power
bi-directionally [12–19]. Recently, Phase Control (PC) method is introduced to regulate resonant
currents [20–25], which can further reduce the energy consumed by parasitic resistances.
Active rectifiers proposed for WPT systems can be classified into three categories: (i) full bridge
rectifier with four switches; (ii) semi-bridgeless rectifier with two switches; and (iii) single- switch
rectifier. Full active bridge rectifiers are used in various applications [12–25]. Four Metal-Oxide-
Semiconductor Field Effect Transistors (MOSFETs) and four isolated driver circuits are installed on
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the receiver side. Short circuit may appear in the full bridge topology due to faulty operation. Such a
characteristic reduces the reliability of the WPT systems, especially battery charging systems where
short circuit can lead to fire and explosion. It is desirable to investigate a more cost-effective and
reliable approach to achieve secondary PC. Therefore, researchers in [26–28] develop two-switch
rectifiers for WPT systems. In [26,27], a semi-bridgeless topology with two MOSFETs is proposed,
where two switches are installed on the lower side of the rectifier. Secondary PC can be achieved
as well. In [28], two MOSFETs are in reverse connection and controlled by one signal. Duty ratio
control is applied to regulate the power. Furthermore, researchers in [29–36] investigate single-switch
rectifiers. In [29], a switch is connected in parallel with a resonant compensation capacitor. Power
regulation can be achieved by tuning/detuning through this variable capacitor. However, this method
makes the system deviate from optimal resonant point, which may cause an efficiency drop. In [30–32],
a switch is connected in series with parallel resonant tank. When the switch is turned off, the receiver
transfers the power only in half the period. In addition, it is difficult to obtain a stable DC voltage.
In [33], an active switch is inserted into the lower phase leg of a full diode bridge. When the switch is
turned on, the resonant tank is shorted in half the period and the power can be regulated by duty ratio
control. In [34–36], a boost converter is directly connected after the diode bridge which reduces one
filter capacitor.
Active rectifiers with two or four switches can realize PC [12–27], whereas previous single-switch
rectifiers can only adopt duty ratio control [29–36]. Although duty ratio control is easier to implement,
it can cause resonant current oscillations when the power transfer path is chopped. It requires larger
filter capacitors to maintain the desired DC voltage. In addition, single-switch receivers in [29–33] are
half-controlled, i.e., their power regulation abilities are restricted, which may fail to meet the CC and
CV power transfer requirements.
This paper proposes a novel single-switch phase controlled receiver for WPT systems for the first
time. With this method, the secondary side inductor is removed and only a small filter capacitor is
added, thereby reducing the size of the receiver and lessening the number of switches used. The salient
contributions of this work are:
(1) The proposed methodology reduces the number of active switches and isolated driver circuits as
compared to conventional phase controlled receivers.
(2) An APC method is applied to this improved receiver that circumvents synchronization algorithms
and additional programming. APC method regulates the power automatically, which reduces
the difficulty in design and implementation.
(3) Most previously discussed single-switch methods are half-controlled and use duty ratio variation.
In this work, the receiver is fully controlled and has a stronger power regulation ability as
compared to conventional single-switch receivers.
(4) The proposed receiver fully utilizes the SiC MOSFET to reduce switching losses while avoiding
high forward voltage losses through its intrinsic diode.
This paper is divided as follows: Section 2 shows the proposed single-switch receiver and
illustrates its operating modes. Then, it presents the derivations for the CC and CV power transfer
modes. Section 3 elaborates the detailed implementation techniques of the proposed DPC and
APC methods. In Section 4, simulations and experiments are added to validate the feasibility and
effectiveness of the proposed topology and control methods. Finally, Section 5 concludes this paper.
2. Modeling and Analysis
This section presents mathematical modeling and analysis for the proposed WPT system.
2.1. Proposed Topology
A WPT system with the proposed single-switch receiver is shown in Figure 1. Ui and Uo are the
DC voltages, whereas vp and vs are the primary and secondary resonant voltages. Lp and Ls are the
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primary and secondary coil inductances, which are compensated by Cp and Cs, respectively. S1–S5
are the SiC MOSFETs, and D1–D5 are the diodes. Ci and Co are the filter capacitors, and RL is the
load. i1 and i2 are the currents flowing through S5 and D5, respectively. Ii and Io denote the input and
output DC currents.
The typical waveforms of the proposed topology are shown in Figure 2, where 2β presents the
phase angle of vs. According to the current directions and paths, the receiver has six operating modes
as depicted in Figure 3.
Mode 1: is > 0, and S5 is on. There exist two current loops on the receiver side: Ls–D1–S5–D4–Cs
and Co–RL. The diode bridge is short-circuited by S5, and Io is supplied by Co. Thus, vs is zero.
Mode 2: is > 0, and S5 is turned off at the beginning of Mode 2. Co charges, and Uo increases.
Thus, the current loop is Ls–D1–D5–Uo–D4–Cs. vs is basically equal to Uo.
Mode 3: is > 0, and S5 is turned on at the beginning of Mode 3. Then, is flows through S5 and vs
becomes zero. Uo is supplied by Co, and it begins to decrease. The current loops are: Ls–D1–S5–D4–Cs
and Co–RL.
Mode 4: S5 remains on and vs. remains zero, whereas is changes its direction. Uo continues to
decrease. The current loop of is becomes Ls–Cs–D3–S5–D2.
Mode 5: is < 0, and S5 is turned off at the beginning of Mode 5. Co charges via is, and Uo begins to
increase. The current loop is Ls–Cs–D3–D5–Uo–D2. vs is basically equal to −Uo.
Mode 6: is < 0, and S5 is turned on at the beginning of Mode 6. The current loop of is becomes
Ls–Cs–D3–S5–D2, and Uo is supplied by Co again.
To minimize switching losses, a SiC MOSFET can be used. Since the forward voltage of the
intrinsic diode of the SiC MOSFET is high, a SiC diode is connected in parallel to overcome the high
forward voltage loss of the intrinsic diode. However, no current freewheels through S5 in the proposed
receiver, which means the SiC diode is not necessary in this application. Therefore, the proposed
receiver can fully utilize the SiC MOSFET to reduce switching losses while avoiding its drawback of
high forward voltage losses through its intrinsic diode.
Figure 1. WPT system with proposed single-switch receiver.
Figure 2. Typical waveforms of proposed receiver. S5, gate drive signal (blue line); i1, current flowing
through MOSFET (yellow line); i2, current flowing through D5 (light green line); is, secondary resonant
current (orange line); vs, secondary resonant voltage (black line).
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Figure 3. Operating modes of proposed receiver: (a) Mode 1; (b) Mode 2; (c) Mode 3; (d) Mode 4;
(e) Mode 5; and (f) Mode 6.
2.2. Power Regulation
The CC and CV power transfer realizations are the basic requirements for battery charging
systems. This section presents the theoretical analysis of secondary side control through proposed
single-switch phase-controlled receiver.
The system operates at the resonant frequency, that is
ω =
1√
LpCp
=
1√
LsCs
(1)
Rp and Rs represent primary and secondary coil resistances, respectively. Then, the following
equations are obtained according to Kirchhoff Voltage Law (KVL).
vp = −jωMis + ipRp (2)
jωMip = vs + isRs (3)
According to Fourier series and fundamental harmonic analysis [23–25], the root-mean-square
value of vs (Vs) can be denoted as:
Vs =
2
√
2
π
Uo sin β. (4)
Without considering the switching losses, the input and output powers of the rectifier are equal.
Vs Is  Uo Io (5)
Then, Io versus Is is deduced.
Io  2
√
2 sin β
π
Is (6)
According to Equation (2), is can be rewritten as
is =
vp − ipRp
−jωM 
vp
−jωM (7)
Thus, Io and Uo can be approximately derived as Equations (8) and (9).
Io  2
√
2 sin β
πωM
Vp (8)
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Uo  2
√
2RL sin β
πωM
Vp (9)
A larger β means a larger Io and Uo. Therefore, β can be utilized to achieve the CC and CV power
transfer modes.
3. Implementation Methods
This section presents implementation techniques for realizing DPC and APC with the proposed
receiver in WPT system.
3.1. Digital Phase Control
The schematic of the DPC system is shown in Figure 4, where two independent Digital Signal
Processors (DSPs) are installed. Digital control is widely used for various applications due to its
flexibility. Since the controller should be isolated from the main circuit for safety consideration,
isolated driver circuits as well as isolated power supplies are installed on primary and secondary sides.
Furthermore, isolated current and voltage sensors are required on the receiver side for output electrical
information feedback. To avoid power oscillations, the synchronization of secondary receiver is of
essential importance. In [24], secondary synchronization is realized by utilizing the resonant voltage
across Cs. The synchronization circuit consists of a comparator and an isolator, as shown in Figure 4,
where Rh and Rl are the divider resistances. The operating frequency of the receiver-side switches
in the full active bridge is equal to the current frequency, whereas it is twice that frequency in the
proposed receiver. Thus, the receiver is synchronized once every two periods.
Figure 4. Schematic of DPC system.
Figure 5 shows the typical synchronization waveforms. The comparator turns the divided
sinusoidal voltage into a square-wave synchronization signal. After passing a digital isolator, it is sent
to the synchronization port of the DSP controller. TBPRD, CMPA, and CMPB are the time base period
and comparing values of the reserved registers of the controller, respectively. The 0 and TBPRD shown
in Figure 5 are the minimum and maximum values of the counter of the controller, i.e., CMPA and
CMPB fall within the range of [0, TBPRD]. When the counter reaches CMPA, S5 is turned off. When
the counter reaches CMPB, S5 is turned on. The relationships among TBPRD, CMPA, CMPB, and β are
shown in Equations (10) and (11).
CMPA =
180 − β
180
TBPRD (10)
CMPB =
β
180
TBPRD (11)
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Figure 5. Typical synchronization waveforms.
TBPRD is determined by the inverter frequency, and the comparing values produce the desired β.
Afterwards, the corresponding gate drive signal generates vs in the main circuit.
As analyzed in Section 2, a larger β brings about larger Io and Uo. Therefore, the output power
regulation can be achieved by changing β. The algorithm flowchart of the CC and CV power transfer
modes is shown in Figure 6, where I∗o and U∗o are the expected current and voltage values. Power
transfer mode selection is determined by one bit, referred to as “Mode”, which is defined in the
controller. The designer can initialize the Mode by setting it at 1 or 0 in the software code. When the
Mode is 1, the receiver operates at the CC power transfer mode, otherwise, it operates at the CV power
transfer mode. Io is sampled for the CC power transfer mode, and Uo for the CV power transfer mode.
To obtain accurate sampling values, 20 samplings of Io or Uo are averaged. β ranges from 0◦ to 90◦.
When Io or Uo is smaller than the desired value, β is increased by 0.1◦. Otherwise, β is decreased
by 0.1◦. This control algorithm is simple and effective. The primary controller is turned on and the
primary active bridge inverts the high frequency voltage. The frequency locking signal is generated,
whereas the receiver-side controllers remain on standby and the diode rectification is used by the
receiver at first. When Uo reaches the threshold value, the controller is turned on.
Figure 6. Algorithm flowchart of DPC receiver.
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In full active bridge receivers, four gate drive signals should be controlled to generate vs.
However, β is determined by one signal in the proposed receiver, which makes the software code
realization easier.
3.2. Analog Phase Control
The DPC method can achieve good control flexibility and performance. However, the receiver
requires some auxiliary circuits. To further reduce the complexity and cost of the receiver, a novel APC
method is presented as follows.
The schematic of the proposed APC system is shown in Figure 7. R1 and R2 are the divider
resistances. R3 and R9 are the sampling resistances. The voltage across R3 is fed back for the CC power
transfer, and the divided voltage across R2 for the CV power transfer. Since R3 is small, and R4 and
R5 are used to amplify the signal. In APC system, power transfer mode selection is realized by a 2:1
switch. R1–R5 should satisfy Equation (12).
I∗o R3
R4 + R5
R4
= U∗o
R2
R1 + R2
(12)
 
Figure 7. Schematic of APC system.
Uref is a reference voltage. The relationships among U∗o , I∗o , and Uref are given in Equations (13)
and (14). Different output current and voltage can be achieved by setting Uref and R1–R5.
I∗o =
UrefR4
R3(R4 + R5)
(13)
U∗o =
Uref(R1 + R2)
R2
(14)
R6 and C1 act as an integrator. Their values have a great influence on the dynamic and static
performances of the system. To better demonstrate this characteristic, time constant τ is defined as
Equation (15).
τ = R6C1 (15)
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A smaller τ brings about a faster dynamic response with a larger overshoot, whereas a larger τ
corresponds to a better static performance with a slower dynamic response.
Figure 8 shows the typical waveforms of the APC receiver. When Io (or Uo) is greater than I∗o
(or U∗o), v1 is greater than Uref, and the comparator generates a zero v2. Otherwise, a positive v2 is
produced. v3 decreases for a positive v2 and increases for a zero v2. Since v3 is negative, an inverting
amplifier is used. The ratio of R8 versus R7 can regulate the response characteristic. is flows through
R9, and the voltage drop is amplified by R10 and R11, which obtains a half-wave voltage v5. Then,
v4 and v5 are sent to a comparator, and they can produce the desired control signal. After passing the
non-isolated driver circuit, the gate drive signal is fed to the switch. When S5 is turned on, the receiver
is short-circuited, which results in a zero vs. When S5 is turned off, vs becomes Uo or −Uo. β is
automatically regulated by the feedback signals.
 
Figure 8. Typical waveforms of APC receiver. is, secondary resonant current (orange line); vs, secondary
resonant voltage (black line); v4, feedback signal (green line); v5, half-wave signal (yellow line);
S5, gate drive signal (blue line); i2, current flowing through D5 (light green line).
The CC and CV power transfer modes can be achieved through the proposed analog controller.
Meanwhile, the receiver does not require synchronization techniques and additional programming.
Thus, the proposed APC method significantly reduces the difficulty in implementation, the cost,
volume, and weight of the receiver.
4. Simulation and Experiment
Results are obtained from simulation studies in PLECS and hardware prototype experiments.
Both results are presented and compared to validate the feasibility of the proposed topology and
control methods. The main parameters of the WPT system are listed in Table 1. Lp and Ls are 150 μH
and 200 μH with a coil distance of 10 cm. The primary and secondary coils are compensated by 23 nF
and 17 nF resonant capacitors, respectively. The inverting frequency of the transmitter is 85 kHz.
The diodes are MUR3020PT, with a low forward voltage drop of 1 V. SiC MOSFETs are SCT3030KL.
Heat sinks are installed on each diode and MOSFET.
Table 1. Main parameters of WPT system.
Symbol Quantity Value
Lp coil inductance of transmitter 150 μH
Ls coil inductance of receiver 200 μH
Cp primary compensation capacitance 23 nF
Cs secondary compensation capacitance 17 nF
f inverting frequency 85 kHz
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4.1. Digital Phase Control
The prototype photograph of the DPC system is shown in Figure 9. Two TMS320F28335 chips
are used as the primary and secondary controllers. The transmitter inverts the DC voltage into high
frequency resonant voltage vp. Then, vs is induced by the magnetic field generated by ip. Afterwards,
secondary resonant current is is rectified into DC current Io by the proposed receiver. Finally, the power
is consumed by Chroma programmable AC-DC electronic load model 63803. Current and voltage
sensors are installed to sample the feedback signals for power regulation. ACPL-W346 chips are used
as the isolated drivers which are supplied by isolated DC-DC converter G1212S-2W.
Figure 9. Prototype photograph of DPC system.
Figure 10 shows the typical waveforms of the DPC receiver. To ensure that the signal fed to the
comparator stays within a proper range, the values of the divider resistances should be configured
with the power level. In this paper, the high-side resistance Rh is 2 MΩ and the low-side resistance
Rl is 10 kΩ. The voltage across Cp generates the synchronization signal, and it is fed to GPIO6 of the
controller. vs and is are controlled to be in phase. The desired output voltage or current is realized by
regulating β.
 
Figure 10. Typical waveforms of DPC receiver: (a) simulated; and (b) experimental. Synchronization
signal (yellow lines); is, secondary resonant current (blue lines); vs, secondary resonant voltage
(purple lines); Uo, output voltage (green lines).
Figure 11a,b shows the simulated and experimental CC power transfer results by DPC.
The reference current is set at 2 A, and RL changes from 25 Ω to 50 Ω. When RL is 25 Ω, the simulated
and experimental values of β are 27.8◦ and 27.4◦, respectively. The simulated and experimental
output currents are 2.00 A and 1.96 A, which correspond to 83.3% and 80.8% DC-to-DC efficiencies,
respectively. When RL is 50 Ω, the simulated and experimental values of β are 28.6◦ and 27.5◦,
respectively. The simulated and experimental output currents are 1.99 A and 1.97 A, with DC-to-DC
efficiencies of 90.0% and 86.2%, respectively. Io keeps unchanged against load variations.
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Figure 11. Simulated and experimental CC power transfer results of DPC system: (a) simulated;
and (b) experimental. Io, output current (blue lines); Uo, output voltage (green lines).
Figure 12a,b shows the simulated and experimental CV power transfer results by DPC.
The reference voltage is set at 100 V. When RL is 25 Ω, the simulated and experimental values of
β are 73.9◦ and 73.5◦, which produce 100.0 V and 101.2 V output voltages, respectively. The simulated
and experimental efficiencies are 93.1% and 91.4%, respectively. When RL is 50 Ω, the simulated and
experimental values of β become 27.7◦ and 28.1◦, respectively. The corresponding output voltages are
99.5 V and 100.5 V, with DC-to-DC efficiencies of 90.0% and 85.8%, respectively. During load variations,
Uo remains at the desired level by regulating β accordingly.
 
Figure 12. Simulated and experimental CV power transfer results of DPC system: (a) simulated; and
(b) experimental. Io, output current (blue lines); Uo, output voltage (yellow lines).
4.2. Analog Phase Control
A photograph of the APC receiver is shown in Figure 13. Uref is set at 2.5 V. The divider resistances
R1 and R2 are 91 kΩ and 2.2 kΩ, respectively. The sampling resistances R3 and R9 are 10 mΩ. R4 and
R5 are 0.5 kΩ (1 kΩ//1 kΩ) and 62 kΩ, respectively. The ratios of R7 versus R8 and R11 versus R10 are
1 and 22, which ensures v4 and v5 falling within proper ranges. TLV3502 and THS4062 are used as
the comparator and the operational amplifier, respectively. The configurations of the simulations are
identical to the experimental prototype.
Figure 14 shows the logical waveforms of the APC receiver, including v4, v5, v6, and vs. Regulation
circuits are installed on the main circuit. v4 and v5 are sent to TLV3502 which generates the control
signal. When v5 is smaller than v4, v6 becomes high level, and S5 is turned on. Otherwise, v6 becomes
low level, and S5 is turned off. Small oscillations appear in v6, which should be interferences caused by
the switching processes. When Io or Uo is smaller than the expected value, v4 decreases which brings
about a larger β. Otherwise, v4 increases, and a smaller β is produced.
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Figure 13. Photograph of APC receiver.
 
Figure 14. Logical waveforms of APC receiver: (a) simulated; and (b) experimental. v4, feedback signal
(blue lines); v5, half-wave signal (yellow lines); v6, control signal (green lines); vs, secondary resonant
voltage (purple lines).
Figure 15 shows the typical waveforms of the APC receiver. In simulations, vs is in phase with is.
However, in experiments, it takes some time for the signal to go through the operational amplifier, the
comparator, the DSP, and the driver circuit. This time delay results in vs lagging is by some degrees.
High performance devices can reduce this time delay.
 
Figure 15. Typical waveforms of APC receiver: (a) simulated; and (b) experimental. Is: secondary
resonant current (blue lines); vs, secondary resonant voltage (yellow lines); vds, voltage across S5
(purple lines); Uo, output voltage (green lines).
Figure 16a,b shows the simulated and experimental results of the CC power transfer by APC.
When RL is 25 Ω, the simulated and experimental output currents are 1.99 A and 1.98 A, respectively.
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The simulated and experimental DC-to-DC efficiencies are 82.5% and 78.2%. When RL is 50 Ω,
the simulated and experimental output currents are 1.99 A and 1.94 A, which correspond to 89.5% and
85.2% DC-to-DC efficiencies, respectively. In the CC mode, Io maintains at the desired 2 A against
load variations.
 
Figure 16. Simulated and experimental CC power transfer results of APC system: (a) simulated;
and (b) experimental. Io, output current (blue lines); Uo, output voltage (green lines).
Figure 17a,b shows the simulated and experimental results of the CV power transfer by APC.
The reference voltage is set at 100 V. When RL is 25 Ω, the simulated and experimental output voltages
are 99.7 V and 103.7 V, whose DC-to-DC efficiencies are 92.2% and 88.9%, respectively. When RL is
50 Ω, the simulated and experimental output voltages are 99.5 V and 104.6 V, respectively. The overall
simulated and experimental efficiencies are 89.4% and 84.7%, respectively. In the CV mode, Uo remains
unchanged against load variations.
 
Figure 17. Simulated and experimental CV power transfer results of APC system: (a) simulated;
and (b) experimental. Io, output current (blue lines); Uo, output voltage (green lines).
Since simulations are closer to an ideal system than experiments, their efficiencies are higher
than experimental ones. However, the dynamic and static performance are generally the same,
which verifies the feasibility of the APC system.
4.3. Comparisons between Proposed Methods
Figure 18 shows the photograph of the two proposed controllers. The DPC controller is 9.0 cm ×
9.0 cm × 2.7 cm, whereas the APC controller is only 2.4 cm × 2.0 cm × 0.3 cm. The analog controller
is much smaller than the digital one. The volume, weight, and cost of the analog receiver can be
significantly reduced.
395
Electronics 2018, 7, 281
 
Figure 18. Photograph of two proposed controllers.
Although both the DPC and APC methods can realize the CC and CV power transfer modes,
they differ in some aspects. Table 2 compares the differences of the two proposed methods. The DPC
system is more complex: it requires a DSP controller, isolated power supplies and driver circuits,
current and voltage sensors, and the synchronization circuit. However, the DPC system can eliminate
the time delay caused by the regulation circuit and avoid additional power losses of the sampling and
divider resistances in the APC receiver. The highest measured experimental efficiency of the APC
system is 89.4%, whereas it is 91.4% in the DPC system. Thus, the DPC receiver contributes to a higher
performance compared to the APC receiver. Furthermore, it is easier to change the received power
through the software code as in the DPC system than changing the regulation resistances as in the
APC system, i.e., the DPC system has a greater flexibility than the APC system. Conversely, the APC
receiver is simpler since it does not require synchronization algorithms and dedicated programming.
In addition, it needs fewer auxiliary devices, i.e., isolated power supplies and expensive sensors are
not needed, as well as has a smaller printed circuit board layout. This makes the analog receiver lighter,
more cost-effective, and compact.
Table 2. Comparisons between DPC and APC.
Methods DPC APC
Complexity High Low
Performance Very High Good
Flexibility Very High Good
Cost High Low
Weight Heavy Light
Volume Large Small
4.4. Comparisons among Different Topologies of WPT Receivers
Comparisons among different WPT receivers are presented in Table 3, and the advantages of the
proposed topology and control methods are demonstrated below.
Table 3. Comparisons among different receivers for WPT systems.
Topologies Capacitors Inductors
Digital
Controllers
Switches Control Methods
Power Regulation
Ability
DC-DC converters [3–8] 2 1 1 1 Duty ratio control Full-controlled
Full bridge [12–25] 1 0 1 4 Phase control Full-controlled
Semi-bridgeless [26,27] 1 0 1 2 Phase control Full-controlled
Reported single-switch
receivers [29–33] 1 0 1 1 Duty ratio control Half-controlled
Proposed receiver 1 0 0 or 1 1 Phase control Full-controlled
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Compared to DC-DC converters used in the WPT systems, the proposed receiver advances in
two aspects. Firstly, fewer capacitors and no inductors are required in the proposed receiver. It can
reduce the volume and weight of the receiver. Secondly, AC-DC and DC-DC conversions are achieved
simultaneously by the proposed receiver. Fewer cascaded circuits, therefore, bring about a higher
overall efficiency.
Compared to full bridge and semi-bridgeless topologies, the proposed receiver advances in two
aspects: Firstly, the proposed receiver is more cost-effective since the number of SiC MOSFETs and
driver circuits used in the proposed receiver have been reduced by 75% as compared to full bridge
topology, and 50% as compared to semi-bridgeless topology. In addition, a SiC diode, aiming to reduce
high forward voltage, is not needed in the proposed receiver. Therefore, the cost reduction can be
significant. Secondly, the proposed receiver has a higher reliability. Dead time is required to avoid
short circuit in full bridge applications, whereas the proposed receiver gets rid of short circuit due to
the reverse blocking of the diode.
Most reported single-switch receivers are half-controlled, which may fail to achieve the CC and
CV power transfer modes. Furthermore, the receivers require a large capacitor to stabilize the output
voltage due to the usage of duty ratio control. However, the proposed receiver is full-controlled and
has a strong power regulation ability. Owing to the utilization of PC, a small filter capacitor is needed
in the proposed receiver.
5. Conclusions
This paper presents a novel single-switch phase controlled active rectifier as receiver for
WPT systems. Improved DPC and APC methods are proposed based on the receiver topology
to achieve effective CC and CV power transfer modes. The proposed method prevents forward
voltage losses in SiC switches and accidental shoot through states with improved switching patterns.
The system is easy to implement, has a lower cost, smaller volume, lighter weight, and a higher
reliability than conventional phase controlled receivers. Detailed analyses of the operating modes and
implementation techniques are presented. Simulated and experimental results of a 400-W WPT system
are included which show more than 91% overall efficiency and thereby demonstrate the feasibility of
the proposed system.
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Abstract: The LCL topology (formed by an LC tank with a transmitting coil) is extensively utilized in
wireless power transfer (WPT) systems with the features of a constant resonant current and ability to
disconnect load abruptly. However, it requires high input voltage, which limits its utilization in battery
powering scenarios (12~24 V). A current-fed inverter (CFI) is applied to the LCL-S (a compensation
capacitor in series with the receiving coil) WPT systems to boost the input voltage, thereby getting
a higher resonant current in the transmitting side (Tx). To facilitate the voltage regulation in the
receiving side (Rx), a semi-active bridge (SAB) is introduced into the system, which further boosts
the output voltage by a lower frequency switching at different duty ratios. Rigorous mathematical
analysis of the proposed system is carried out and design guidelines are subsequently derived.
Moreover, a power loss reduction is realized by zero voltage switch (ZVS) of the four switches in
the Tx which are deduced and presented. Simulations and experiments are added to verify the
proposed system. Consequently, a 93.3% system efficiency (DC-to-DC efficiency) is obtained using
the proposed topology. Optimization techniques for a higher efficiency are included in this study.
Keywords: current-fed inverter; LCL-S topology; semi-active bridge; soft switching; voltage boost;
wireless power transfer
1. Introduction
Nowadays, wireless power transfer (WPT) technology is a leading research field due to the wide
spread electronic devices that can benefit from this technology. For instance, electric vehicles can get
rid of electrical hazards caused by wire snapping and reduce on-board battery burden by dynamic
charging [1–3]. Medical implants benefit from the increased power supply without the penalty of a
greater bulk [4,5]. In addition, a WPT charger can power multiple loads simultaneously without lots
of wires and complex connections. Accordingly, it can be predicted that WPT will be a good assistant
of, or an alternative to the plug-in power transfer in various voltage rate systems. The advantages and
prospects have already ignited a hot interest all over the world, and related studies are burgeoning.
In WPT systems, the compensation topologies are very crucial for high efficiency and power
rates by reducing and even cancelling leakage inductance. Research on compensation topologies and
their features are continually carried out and new ideas have been investigated and put forward as
well [6–9]. Many research works rely on four basic topologies, namely series-series (SS), series-parallel
(SP), parallel-parallel (PP), and parallel-series (PS) [10]. However, to meet special or practical
requirements, such as constant current/voltage output [7,11] and the endurance of load tripping,
hybrid compensation approaches like LC and LCC [12,13] have been put forward. Although, the
hybrid topologies introduce more passive components into the system and may add power loss and
system bulk, their benefits overweight the shortcoming for demand and security reasons. Among
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these topologies, the LCL topology, formed by an LC tank with a transmitting coil, is regarded as
an ideal network used in the transmitting side (Tx), due to its ability to maintain the transmitting
current constant and independent of the reflected impedance of the receivers [11,14]. Thus, the induced
voltage in every receiving side (Rx) is steady. Moreover, if the disconnection happens in the four
basic topologies, urgent protection would be needed, or the circuit is over-current burned. The LCL
topology can endure unexpected load disconnection, so it is rather promising in practice. Accordingly,
the LCL topology is applied in the Tx in this literature due to these features.
Nevertheless, this topology requires a large input voltage or small receiving coil inductance to
augment the transmitting current and induce a high voltage in the Rx. Decreasing the coil inductance
will lead to a small mutual inductance and a voltage decreasing in the Rx. Hence, enlarging the
input voltage is recommended. The input voltage is 400 V in Ref. [9], and the input voltage of the
Evatran products is 220 V. Otherwise, the output voltage can be small, only 5 V in Ref. [11] due to the
small input of 26 V. For some power sources, such as photovoltaic panels and batteries, the voltage
rating of each cell is very low. The output voltage of a solar cell module is around 12~24 V, and the
nominal voltage of a lead-acid battery with six cells is only 12 V. Simply increasing the number of
panels and cells in series can surge the system bulk, pressure and insulation requirement, thereby
being impractical for solar system applications, wearable devices, and other portable equipment. In
addition, the WPT technology may be adopted as an aid for safety and reliability in some internal
sub-systems, where only low-voltage sources can be provided.
To extend the WPT technology and LCL topology to battery powering system and wirelessly
power the loads within the 12~24 V input range, front-end boost circuits are in great need. Inserting
the traditional boost circuits before the inverter is a good solution and also generally used. High
efficiency of the boost circuits can be obtained due to the maturity of boost techniques. However, lots
of components (an active switch, a power diode, a comparably large inductor, and a capacitor) and
auxiliary circuits (control circuits and drivers) are needed. In contrast, the Z-source/quasi-Z-source
networks boost the output voltage by shorting the end-rear bridge, which can be realized by the full
bridge inverter itself and the extra control circuits are not required [15]. Nevertheless, two inductors
and two capacitors are added so the losses caused by these components increase inevitably and the
system may incur maloperations caused by the resonant networks [16–18]. On the other hand, large
inductances are required in the Z-source network to suppress the ripples and prevent the discontinuous
current mode [19]. Hence these two mentioned circuits will increase the bulk of the power system,
which may cause difficulty in carrying or assembling.
To realize a high conversion gain and a compact size with a simpler topology, a current-fed inverter
(CFI) is a good alternative in WPT systems. The CFI only contains a full bridge inverter and two
identical front-end inductors so that the power conversion stages are reduced with an improvement in
reliability [20,21]. Compared with the voltage source inverter (VSI) in series with a boost circuit, the
CFI has a simpler circuit and easier control method. The control and response rates are also improved
due to the compact stages. Compared with the Z-source inverter (ZSI), the CFI has less components
and reduces the total harmonic distortion (THD) of the input current. Moreover, the switches in the
CFI can operate ZVS from inductive impedance to capacitive impedance and the top-side switches can
be turned OFF softly in some scenarios.
Conventionally, there are two kinds of schemes to regulate the output voltage. One scheme
is to apply a diode rectifier in the Rx but conduct the optimal charge control in the Tx (the source
voltage level shift, the duty ratio adjustment, etc.). This scheme predigests the Rx complexity but
needs frequent and quick communications. Another scheme is to control the Rx by itself, which lowers
the communication demand. Two circuits have already been proposed: inserting the buck-boost
converter connected in series with the rectifier [22] or replacing the rectifier with an active bridge [23].
The former involves a large inductor and more control circuits. The latterrequires a complicated
controller and complex auxiliary circuits with increasing receiving volume, which is not as compact as
mobile devices require. Considering the trade-off between the size and communication complexity,
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an active switch replaces one diode of the rectifier and regulates the load voltage in this literature.
This semi-active bridge (SAB) can regulate the output by being operated at a variable frequency and
duty ratio. Specially, the SAB can boost the output, which can obtain higher voltage than the diode
rectifier. Different from the switches in an active bridge that must operate at a high and precise resonant
frequency, the switch in SAB can conduct at a lower frequency. Additionally, the complex control
protocols and negotiation required by the active bridge [24] are not necessary for the SAB.
The paper is structured as follows: Section 2 depicts the proposed circuit diagram of the WPT
system, followed by its operating principle. The capability of soft switching is also elaborated
upon. Section 3 models the proposed system with mathematical analyses of the system parameters.
Guidelines are provided on the configurations of the inductors, coils, and loads. In Section 4,
simulations are implemented, and results are presented and compared. To further support and
verify the theoretical analysis and simulation accuracy, a prototype is developed and experimental
results are provided in Section 5. A 93.3% system efficiency (DC-to-DC efficiency) is achieved, and
the output voltage is within twice to four times that of the input. Optimization techniques for higher
efficiency are included. Finally, Section 6 concludes the paper.
2. Proposed Topology
2.1. System Composition
A block diagram of the proposed topology with one receiver is demonstrated in Figure 1. In
the Tx, the CFI contains a clamp capacitor Co, two identical front-end inductors (L1 and L2), and four
switches (Q1, Q1a, Q2, and Q2a), which can be regarded as an assembly of two boost converters [20,21].
A combination of the switching pattern and the inductors implement the boost function, and the
amplitude of the output voltage is equal to the capacitor voltage VC across Co. For the resonant network,
the LCL topology and series compensation topology is employed in the Tx and Rx, respectively. As
for the Rx, the SAB supersedes the rectifier, where a bottom side diode is replaced by a controllable
switch Qs.
Q a Cs
Cp Lp Ls
MIL
VL
IS
VS
IL
IL
Q
Q a
Q CoVi
L
L Vo
R
+
Vp
Ip
++
La Io
QsVc
Ii
Figure 1. Proposed circuit diagram of WPT systems with one receiver.
In this paper, bold italic letters symbolize the phasors and the italic letters symbolize the real
numbers or RMS values. In Figure 1, Lp and Cp represent the Tx coil inductance and its compensation
capacitance. Ls and Cs represent the Rx coil inductance and its compensation capacitance. La and M
represent the compensation inductance and mutual inductance. Vi and Ii are the input voltage and
input current from the source. VL and IL are the output voltage and current of the CFI. Vp and Ip are
the voltage across and the current through Tx coil. Vs and Is are the input voltage of the SAB and the
resonant current in the resonant tank.
2.2. Operation Patterns in Tx
Theoretically, four states exist in the full bridge. However, if the top-side switches are both ON,
the charging circuits for L1 and L2 are broken and the voltage-boost function cannot be accomplished.
Thus, three states are conducted in the CFI. Defining the duty ratio of Q1 and Q2 as ds, ds should be
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above 0.5 to prevent Q1a and Q2a being both ON. The unequal PWM control [25] is adopted in this
paper and the corresponding waveforms are depicted in Figure 2a. The four switches all conduct at a
resonant frequency fs. When Q1a and Q2 are ON, VL is positive, L1 is discharged but L2 is charged, as
shown in Figure 2b. When Q2a and Q1 are ON, VL is negative, L1 is charged but L2 is discharged, as
shown in Figure 2d. When the bottom-side switches are ON, VL is zero, both L1 and L2 are charged, as
shown in Figure 2c,e.
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Figure 2. (a) Typical operation patterns of the CFI, (b) t1~t2; (c) t3~t4; (d) t5~t6; (e) t7~t8.
The current stress of each switches is estimated as⎧⎪⎪⎪⎨⎪⎪⎪⎩
IQ1amax = ILm − IL1min
IQ1max = ILm + IL1max
IQ2amax = ILm − IL2min
IQ2max = ILm + IL2max
. (1)
As can be seen, the bottom-side switches suffer higher stresses than the top-side switches.
According to the boost converter properties [26], the peak-to-peak current ripple and the maximum
value of the inductor currents in Discontinuous Conduction Mode (DCM) are larger than those in
Continuous Conduction Mode (CCM) under the same load conditions. Due to the rear-end resonant
current, L1 and L2 will not enter DCM but quasi-CCM, where the currents through the inductors
reverse their direction and the inductors are charged by the resonant network. The current ripple in
quasi-CCM is large and the switches will suffer large stresses, according to Equation (1). Consequently,
the CFI in this paper is recommended to operate in CCM to decrease the current stresses of the bottom
switches. Thus, the two front-end inductors L1 and L2 should be well designed.
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2.3. Operation Patterns in Rx
In the receiving side, Qs operates at frequency fQs. The ratio of fs and fQs is denoted as n (>1),
and the duty ratio of Qs is denoted as dQs. Parts of the waveforms and the corresponding patterns are
illustrated in Figure 3. The direction of the dark arrow of Is is chosen as a reference direction and the
red dotted lines denote the actual current paths. When Qs is turned OFF, it functions as a common
diode. The duty ratio of Qs is 0.5 and the corresponding waveforms of Vs, Is, Ip are presented in
Figure 3a. Is flows as shown in Figure 3b,c, where Vs is positive and negative, respectively. When Qs is
turned ON, the anode of D1 is directly connected with the anode of D3 as shown in Figure 3d,e. When
Is is positive, as shown in Figure 3d, it flows straight from one end of the compensation capacitor to
the end of the Tx coil, that is, the load R is cut off from the resonant source and Vs drops to zero. When
Is is negative, as shown in Figure 3e, however, it flows through D2 and powers the parallel capacitor
and the load. At that time, Vs is negative as shown in Figure 3a. Therefore, Is resonates at fs, while
the frequency of its envelope line is fQs. On the other hand, the amplitude of Ip can be deemed as a
constant value, although the equivalent load changes frequently as mentioned. Hence, the Rx can
achieve a stable induced voltage ignoring the rapid change of the equivalent impedance, which is also
the reason for choosing the LCL topology as the SAB and LCL complement each other.
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Figure 3. Typical waveforms and operation patterns of the SAB (a) waveforms of the SAB (b) current
path when Qs is OFF and Is is positive (c) current path when Qs is OFF and Is is negative (d) current
path when Qs is ON and Is is positive (e) current path when Qs is ON and Is is negative.
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2.4. Soft-Switching Capability
In the Tx, the soft-switching operation is accomplished by the CFI and the clamp capacitor Co. Q1
and Q1a are chosen to illustrate the soft-switching process. The analysis of Q2 and Q2a is fundamentally
the same as the analysis of Q1 and Q1a due to the topology symmetry. The current paths are depicted
in Figure 4.
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Figure 4. Current paths for CFI conducting ZVS (a) state before Q1a is on t0~t1; (b) state before Q1 is
on t2~t3.
Figure 4a shows the state before Q1a is ON, where IL1 reaches its maximum value. The difference
between IL1 and IL is positive. The current difference charges the parallel capacitor of Q1a, CQ1a, and
discharges the parallel capacitor of Q1, CQ1. Figure 4b shows the state before Q1 is ON, where IL1
reaches its minimum value. At that time, the difference between IL1 and IL is negative. Then, Co also
provides current to charge CQ1 and discharge CQ1a. Hence, ZVS of Q1a and Q1 are achieved.
To turn OFF the top-side switches softly [27], IL1 should be a bit larger than IL before Q1a is OFF
so that IQ1a will reverse direction from Figure 5a to Figure 5b. Then, when Q1a is turned OFF, the
freewheeling current can flow through the parallel diode, providing a condition for the soft-switching
OFF [27].
In comparison with the VSI, the inductors in the CFI can provide the current directly for soft
switching, thereof getting rid of the rear-end resonant current limitation. Accordingly, the soft
switching can be more likely accomplished.
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Figure 5. Current paths before turning OFF Q1a (a) preclude to the hard OFF; (b) preclude to the
soft OFF.
To guarantee the inductors working in CCM and the minimum value of IL1 larger than IL, the
inductance should be large, accompanied with the increase of the internal resistance and power loss
caused by the inductors. Thus, the inductance should be set at a reasonable value.
In the Rx, the soft-switching operation [27] can also be realized by Qs being turned ON/OFF
when the current and the voltage are negative. If Qs is turned OFF when Is is positive and Vs is zero,
the current path will suddenly change from Figure 3d to Figure 3b, leading to a surge of Vs and the
hard-switching OFF Qs. Additionally, if Qs is turned ON when Is and Vs are positive, the current path
will suddenly change from Figure 3b to Figure 3d, leading to a plunge of Vs and the hard-switching
ON of Qs. The distortion waveform of Vs is demonstrated in Figure 6b. However, if Qs is turned
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ON/OFF when Is is negative, the current pattern switches between Figure 3c and Figure 3e. As can
be seen, the voltage output in Figure 6c is ideal and the soft-switching operation is also achieved. To
prevent this distortion, Qs should be turned ON when Is is negative, which can be achieved alone in
the Rx. In contrast, the dual active bridge (DAB) strictly demands the synchronization [28], otherwise,
the system becomes unstable and power oscillations occur.
Qs
Vs
Vs
Figure 6. Difference of Vs caused by the switch time (a) Qs switch time; (b) distortion of Vs; (c) ideal
waveform of Vs.
3. Mathematical Modeling and Configuration
3.1. Equivalent Circuit Model
To model and analyze the proposed system, an equivalent circuit is established as shown in
Figure 7. Zp, Zsref, and Rac denote the Tx equivalent impedance, the reflected impedance from the Rx
and the equivalent ac resistance calculated in a receiving switching period, respectively. Zpt, Zsreft, and
Ract denote the three impedances calculated in a resonant period. rp and rs denote the inner resistances
of the Tx coil and the Rx coil. Besides, La is designed to be identical to Lp. Considering the power
losses, inner resistance of La is represented by rLa. In addition, rL denotes the inner resistance of L1 and
L2. The Tx switching frequency and the resonant frequency are both equalized to fs.
Cp
Lp
IL
VL
IL
IL
Vi
L
L Vp
Ip
+
La
Zpt
Zsreft
rp
CsLs
jwsMIp
rs
Ract
VS Vo
R
+
+
Io
Vc
Ii
Is
rLa
rL
rL
Figure 7. Equivalent circuit diagram.
Thus, Zpt is resistant and deduced as:
Zpt = jωsLa + rLa +
(jωsLp + Zsre f t + rp) 1jωsCp
jωsLp + Zsre f t + rp + 1jωsCp
=
(ωsLp)
2
Zsre f t + rp
+ rLa ≈
(ωsLp)
2
Zsre f t + rp
, (2)
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where, Zsreft is equal to
Zsre f t =
(ωs M)
2
Ract + rs
. (3)
Based on the boost model, the amplitude of the square wave VL is derived as:
VLm = VC =
Vi
1 − ds . (4)
Thus, the RMS value of the fundamental harmonic of VL is deduced as:
VL1 = 2
√
2Vi
sin πds
π(1 − ds) . (5)
Then, the output current of CFI in a resonant period is:
IL =
VL1
Zpt
=
2
√
2V sin πds
π(1 − ds)(ωsLp)2
[
(ωs M)
2
Ract + rs
+ rp
]
. (6)
Obviously, IL is load-dependent and its RMS value IL will decrease with the augment of Ract.
However, the RMS value of branch current Ip is calculated as:
Ip =
VL1 · (Zsre f t + rp)
(ωsLp)
2
1
jωsCp
1
jωsCp + jωsLp + Zsre f t + rp
=
VL1
jωsLp
, (7)
which signifies that Ip is independent of the Rx characteristics but proportional to the input voltage.
Accordingly, high input voltage VL is recommended to maintain a large resonant current. According
to the mutual inductance theory, the induced voltage Vs in the Rx keeps steady if Ip is constant.
In the Rx, the model can be presented as:
jωs MIp =
[
jωsLs + rs +
1
jωsCs
+ Ract
]
Is = [rs + Ract]Is, (8)
which implies that the induced voltage and the receiving current are in-phase.
3.2. Equivalent Resistance of SAB
To analyze the impact of duty ratio dQs and receiving switching frequency fQs (=fs/n) on Rac, Ract,
and output voltage Vo, the harmonic approximation method and extended describing function are
utilized. Assuming that the induced voltage v(t), receiving current isL(t), and compensation capacitor
voltage vsC(t) can be approximated by fundamental terms and the former two are in same phase due
to the resistive impedance, it has ⎧⎪⎨⎪⎩
v(t) = ωs MIpm sin ωst
isL(t) = isLs(t) sin ωst
vsC(t) = vsCc(t) cos ωst
, (9)
where, the envelope terms are slowly time varying at fs/n.
By utilizing the extended describing method, Vs whose waveform is depicted in Figure 3a, can be
approximated as
vs(t) ≈ fs(n, dQs, Vo) sin ωst. (10)
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The extended describing function fs (n, dQs, Vo) can be calculated by Fourier expansions and
given as
fs(n, dQs, Vo) = −
dQs
2
Vo +
∞
∑
k=1
[
ak cos k
ωs
n
t + bk sin k
ωs
n
t
]
, (11)
where the coefficients are⎧⎪⎪⎪⎪⎪⎪⎨⎪⎪⎪⎪⎪⎪⎩
ak =
Vo
πk
⎡⎣2n−2dQsn∑
i=1
(−1)i sin kϕ|πi/nπ(i−1)/n−
n−1
∑
i=n−dQsn
sin kϕ|π(2i+1)/n2πi/n
⎤⎦
bk =
Vo
πk
⎡⎣2n−2dQsn∑
i=1
(−1)i−1 cos kϕ|πi/nπ(i−1)/n+
n−1
∑
i=n−dQsn
cos kϕ|π(2i+1)/n2πi/n
⎤⎦ . (12)
However, it is difficult to get an analytical solution on the relationship between fs, dQs, Vo, and
Rac, since the switching frequency is below the resonant frequency and the equivalent impedance
in each resonant period is different from others, which is totally contrary to the small-signal model
condition [29]. Nevertheless, a trend estimation can be conducted by analyzing the extreme cases.
Since the SAB disconnects the load OFF and ON, it can be assumed that when the load is OFF, the
equivalent impedance Rac decreases. To validate this assumption and estimate the relation between
dQs and Rac, two extreme cases (dQs = 0 and dQs = 1) are considered. The corresponding waveforms are
presented in Figure 8.
Vs Is
Ire
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Figure 8. Typical waveforms of the Rx under different duty ratios (a) dQs = 0; (b) dQs = 1.
When Qs stays OFF, that is dQs = 0, the SAB works as a diode rectifier. The typical waveforms
are depicted in Figure 8a, where Ire represents the output current of the SAB. Thus, the equivalent ac
resistance reaches the maximum as given in [30]:{
Ract = Rac
Racmax = 8Rπ2
. (13)
However, when Qs stays ON, that is dQs = 1, the anode of D1 is directly connected with the anode
of D3, waveforms change to Figure 8b and the ac load accordingly, is{
Ract = Rac
Racmax = 2
√
2R
π2
. (14)
It can be found that Rac decreases when dQs increases. Besides, on basis of Equation (6), it can be
drawn that the input current IL and input power will rise as dQs increases, and the dc output Vo boost
as well due to the energy principles. Thus, the voltage boost function is accomplished.
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Assuming that the power loss caused by SAB can be ignored, the power fetched from the Tx is
equal to the load power, that is,
V2o
R
= I2p
(ωs M)
2
Ract + rs
Ract
Ract + rs
. (15)
Hence, by substituting Equations (5), (7), (13) and (14) into Equation (15), the range of the output
voltage is estimated as:
2
√
2πMR
Lp(8R + π2rs)
sin πds
(1 − ds)Vi ≤ Vo ≤
20.75πMR
Lp(2
√
2R + π2rs)
sin πds
(1 − ds)Vi, (16)
which shows the dc load can acquire a wide range of output. Besides, the output voltage Vo can be
higher than the input voltage Vi with proper configurations.
3.3. Soft-Switching Design in Tx
The power fetched from the CFI PL during a resonant period is deduced, with Equations (5) and
(6), as:
PL =
8V2i
(ωs Lp)
2
sin2 πds
π2(1−ds)2
[
(ωs M)
2
Ract+rs + rp
]
≥ 8V2i
(ωs Lp)
2
sin2 πds
π2(1−ds)2
[
(ωs M)
2
Racmax+rs + rp
]
= PLmin. (17)
Assuming that the magnitude of power loss caused by the switches, L1, L2, and Co can be ignored
as compared to that of PL, PL is therefore equal to the DC input power Pi, which can be presented as:
Pi =
1
2
Vi
[
2Iimin +
Vi
L
(2ds − 1)Ts
]
, (18)
where, L = L1 = L2, Iimin is the minimum value of the DC input current, illustrated in Figure 9, and can
be calculated as
Iimin = 2IL1min +
ViTs
2L
. (19)
Ii
IL IL
VL ds Ts
IL
ds ds
ds Ts
IL
Ii
Figure 9. Typical waveforms of the CFI.
Accordingly, IL1min can be calculated with Equations (17)–(19) as:
IL1min =
4Vi sin2 πds
π2(1 − ds)2Zpt
− ViTs
2L
ds. (20)
To prevent the system from quasi-CCM, IL1min should be above zero. To make IL1min > 0, L can be
deduced from Equation (20) with Equation (2) as:
L >
Tsds
8 sin
2 πds
π2(1−ds)2
(ωsLp)
2
(ωs M)
2
Ract+rs + rp
. (21)
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On the other hand, to complete the soft-switching OFF Q1a, it demands
IL1min > IL|ϕ=1.5π−πds . (22)
Defining Q as the loaded quality factor of the Tx, Q can be calculated as:
Q =
Zsre f t
ωsLp
=
ωsk2Ls
(Ract + rs)
, (23)
where k denotes the coupling coefficient.
When Q is large, the output current of CFI is sinusoidal as presented in Figure 9. To complete
soft-switching OFF Q1a, Equation (22) is written as:
IL1min >
√
2IL sin
(
3
2
π − πds), (24)
that is, L is deduced from Equation (24) as:
L >
Tsds
8 sin πds
π(1−ds)
[
sin πds
π(1−ds) + cos πds
] (ωsLp)2
(ωs M)
2
Ract+rs + rp
. (25)
Since ds is above 0.5, the right of Equation (21) is larger than that of Equation (25) and reaches its
maximum when ds is 0.5. Hence, the inductance should meet the requirement as:
L >
π2
64 fs
(ωsLp)
2
(ωs M)
2
Ract+rs + rp
. (26)
Nevertheless, considering the inner resistances and power losses of the two inductors at high
input current, L cannot increase blindly otherwise the system efficiency will degrade.
However, when Q is small (i.e., Q < 1 according to the MATLAB and PLECS simulation), IL
distorts and IQ1a can never reverse direction no matter how large L is, thereby failing soft-switching
OFF Q1a and Q2a. In practice, the inner resistances of the coils will surge significantly with the increase
of the coil inductance. On the other hand, the LCL topology requires rigorous manufacturing technique
to reduce the coil resistance since the losses of the coil resistors in LCL topology far outweigh that
in series compensation topology. Accordingly, Lp and M are usually small, which inevitably results
in a small Q and distortion of IL. Simply increasing Ls can reduce the receiving efficiency due to the
enlarged coil resistance, leading to the system efficiency decreasing as well. Thus, there is a trade-off
between the soft-switching OFF and system efficiency.
3.4. Optimal Load
To evaluate the system efficiency variation caused by the change of the equivalent impedance,
the optimal load is calculated. Given that the power loss caused by the CFI is hard to theoretically
calculated, the transmitting efficiency η, defined as the ratio of the CFI output power to the equivalent
ac power, is presented to calculate the optimal load for the CFI and approximate the system efficiency.
η can be written with Equations (3), (5)–(7) as:
η =
I2pZsre f t
VL1 IL
= (ωs M)
2 Ract
rpRact2 + (ωs M)
2Ract + 2rsrpRact + (ωs M)
2rs + r2s rp
. (27)
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The derivative of Equation (27) is calculated as:
dη
dt
= (ωs M)
2 −rpRact2 + (ωs M)2rs + r2s rp[
rpRact2 + (ωs M)
2Ract + 2rsrpRact + (ωs M)
2rs + r2s rp
]2 . (28)
To obtain the highest η, Equation (28) should be equal to zero, that is,
Ract =
√
(ωs M)
2rs
rp
+ r2s . (29)
To maintain a large output voltage, Ls is deliberately designed much larger than Lp, whereas, rs is
75 times rp in this paper. Hence, Equation (29) can be simplified as:
Ract = ωs M
√
rs/rp. (30)
By substituting Equation (30) into Equation (23), Equation (23) is rewritten as:
Q = k
√
Ls
rs
rp
Lp
. (31)
If Ract is set as the optimal value, and Equation (31) is above 1, the soft-switching OFF Q1a and
Q2a can be achieved.
4. Simulation and Verification
To validate the analysis and the aforementioned assumptions, simulations are implemented.
According to Equation (7), the Tx coil inductance Lp is set as a small value, 15.5 μH, to obtain a large
current and small resistance 8 mΩ as well. The coil-to-coil gap is fixed at 10 cm and the coupling
coefficient k is 0.2. Since the receiving coil adopt the series compensation topology, the coil inductance
is designed to a large value and set as a large value as 274.7 μH but followed by a large resistance,
0.3 Ω. To obtain high efficiency based on Equations (27) and (29), the dc load is set as 52 Ω according
to Equation (13). It is worth noting that efficiency will drop when Qs turns ON, because Ract will
gradually deviate from the optimum. The forward voltage drop of the diode VF is 0.6 V and the on
resistance of the MOSFET is 80 mΩ. The configurations are listed in Table 1.
Table 1. Model Parameters.
Parameter Value Parameter Value
Load R 52 Ω Input voltage EV 24 V
Transmitting switching frequency fs 85 kHz Mutual inductance M 18 μH
Transmitting inductance Lp 15.5 μH Transmitting inner resistance rp 8 mΩ
Receiving inductance Ls 274.7 μH Receiving inner resistance rs 0.3 Ω
Compensation inductance La 15.5 μH Compensation inner resistance rLa 0.04 Ω
DC inductance L1 & L2 51 μH DC inner resistance rL 0.2 Ω
Transmitting capacitance Cp 222 nF Receiving capacitance Cs 12.8 nF
Clamp capacitance Co 470 μF Transmitting duty ratio dS 0.7
Forward voltage drop of diode VF 0.6 V On resistance of MOSFET Ron 80 mΩ
4.1. Soft-Switching Realization
When Qs operates at different duty ratios, the equivalent ac impedance varies. Thus, the variation
range of the loaded quality factor is [0.14, 0.40] calculated by Equation (23). The range of the minimum
of the front-end inductance L is calculated as [38.6 μH, 107.4 μH] by Equation (21). When the SAB
works as a common diode rectifier, the minimum of L surges to 107.4 μH, which also means a bulky
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size and large inner resistance. Although the large inductors prevent circulating current, the saved
power can hardly compensate the losses caused by the inner resistance, and hence L is configured a
medium value as 51 μH with 0.2 Ω. Then, after Qs operates, the circulating current will be eliminated.
Simulations are fulfilled at different dQs. The simulation waveforms of Q1a and IL1 are depicted in
Figure 10. Figure 10a illustrates the waveforms where R is 52 Ω and Qs stays OFF. The whole system
efficiency is 94.5%. Figure 10b illustrates the waveforms where R is 52 Ω and Qs operates as 8500 Hz
with dQs = 0.5. The efficiency is 94.1%. Figure 10c demonstrates the waveforms where R is 52 Ω and Qs
stays ON. The efficiency is 90.8%. Figure 10d demonstrates the waveforms where R is 20 Ω and Qs
stays ON.
Q aQ Q
VQ a
IQ a
IL
ZVS
Hard 
switching
<0
 
(a) 
VQ1a
IQ1a
IL1
Q aQ Q
VQ a
IQ a
IL
ZVS
Hard 
switching
(b) 
Q aQ Q
VQ a
IQ a
IL
ZVS
Hard 
switching
 
(c) 
ZCP
Q aQ Q
VQ a
IQ a
IL
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(d) 
Figure 10. Typical waveforms of Q1a and IL1 with a same L but different dQs: (a) R = 52 Ω, dQs = 0,
η = 94.5%; (b) R = 52 Ω, dQs = 0.5, η = 94.1%; (c) R = 52 Ω, dQs = 1, η = 90.8%; (d) R = 20 Ω, dQs = 1.
As Figure 10 shows, before Q1a is ON, the voltage across Q1a, VQ1a, has already reached zero.
Hence, ZVS is accomplished in above mentioned four cases. However, when R is 52 Ω and Q is below
1, Q1a is hard-switching OFF. Additionally, when Rac is small, the theoretical minimum of L is above
51 μH so that the quasi-CCM occurs, and IL1 is below zero for a period of time, which means L1 is
charged by the resonant network and a circulation current exists in L1 and L2. When Rac augments,
the value 51 μH satisfies Equation (21) and the circulating current is eliminated as illustrated in
Figure 10b,c. Two conclusions can be drawn. Firstly, the deviation of the optimal load will reduce the
efficiency comparing Figure 10b with Figure 10c. Secondly, the elimination of the circulation current
can increase the efficiency as can be observed by comparing Figure 10b with Figure 10a,c. Besides,
when the load decreases and Q increases above 1, a zero-cross point (ZCP) occurs before Q1a is OFF
and IQ1a reverses its direction as Figure 5b demonstrates. Then IQ1a can flow through the parallel
diode for freewheeling rather than be forced to abruptly discontinue, which achieves the soft-switching
OFF Q1a as analyzed.
4.2. Equivalent Resistance of SAB and Variation Trend
In Section 3, the equivalent resistance of SAB Ract is regarded as a pure resistance according to the
analysis on full-wave rectifier [30] and half-wave rectifier. To validate this assumption, we have Qs
working at 8500 Hz with dQs = 0.5. Waveforms of Ip, Is, and Vs are presented in Figure 11. The purple
dotted lines show that Ip lags 90◦ behind Is so jωsMIp is in phase with Is which conforms to Equation
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(8). Moreover, the dark dotted lines show that the fundamental voltage Vs and Is are also in phase.
These phases verify a purely resistive equivalent impedance.
Qs
Ip
Is
Vs
Figure 11. Phase differences in the Tx.
To further evaluate the impact of frequency ratio n and duty ratio dQs on the system, the simulation
results of the output dc voltage, transferred power, and efficiency under different conditions are
depicted and compared in Figure 12. Qs works at three frequencies, 8500 Hz (i.e., n = 10), 17,000 Hz
(i.e., n = 5), and 42,500 Hz (i.e., n = 2).
dQs dQs dQs  
               (a)                                    (b)                                    (c)      
Figure 12. System performance under different frequencies and duty ratios (a) output voltage (b) input
power (c) efficiency.
From Figure 12a, it is observable that the output voltage grows with the increase of dQs, which
verifies the voltage boost function as claimed and also reflects the rise of Rac according to Equation
(15). Besides, the increase of input power can prove the negative correlation between Ract and IL as
already presented in Equation (6). In addition, it can be observed that the system has the same input
power and output voltage once the product of n and dQs is integral and dQs stays the same. The integer
of n·dQs means that a switching-ON period of Qs contains an integral multiple of the resonant period,
as does the switching-OFF period. On the other hand, an identical dQs means an identical proportion
of the on-load time and idle time as presented in Figure 6. Accordingly, the equivalent ac load remains
the same. If the switching-ON period of Qs does not contain an integral multiple of the resonant
period, the output voltage and input power may rise disproportionately as the blue line and the red
line show. This phenomenon occurs because the effective proportions of the on-load time and idle time
does not change. The examples in Figure 13 should suffice to demonstrate the stated where n·dQs ≤ 0.5
or 0.5 ≤ n·(1 − dQs) ≤ 1.
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Figure 13. Impact of n and dQs on the equivalent impedance when n·dQs is small (a) n·dQs ≤ 0.5
(b) 0.5 ≤ n·(1 − dQs) ≤ 1.
Therefore, a large frequency ratio, i.e., a low operation of the receiving side, allows the power to
grow in a linear fashion. However, if Qs works at a low frequency, the ripple of the output voltage gets
large, which may be unbearable for battery charging. For instance, the system output voltages, input
powers, and efficiencies are totally identical when Qs operates at 8500 Hz and 4250 Hz, theoretically.
Nevertheless, the ripples at 4250 Hz operation are three times those at 8500 Hz. Thus, there is a trade-off
between the system variation linearity and the output ripples considering the practical application. It is
worth noting that the switching loss of the MOSFETs is not considered in the simulation, which will rise
with the increase of the operating frequency. In this paper, Qs conducts at 8500 Hz as recommended.
5. Experimental Result and Discussions
To validate and evaluate the aforementioned analyses and simulations, a practical prototype was
established and tested. Figure 14 shows the laboratory prototype and its component configurations
have been already tabulated in Table 1 in Section 4. However, the actual value of the load was 51.2 Ω
and the switching frequencies of the Tx and the Rx were 86 kHz and 8600 Hz, respectively. The DSP
TMS320F28335 (San Jose, CA, USA) was used as the digital controller in this system. MPP (Ni-Fe-Mo)
cores were chosen for L1, L2, and La for lower loss. The coil diameter is 37 cm and the coil-to-coil gap is
set as 10 cm. The inductances are measured by a Keysight E4980AL (Santa Rosa, CA, USA) LCR meter
under 86 kHz.
Lp
Cp
Ls
Cs Rx Controller
Tx Controller
Load
La
L
L
DDD Qs
 
Figure 14. Prototype of the proposed system.
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5.1. Soft-Switching Realization
All the four switches on the transmitter can perform ZVS under wide power variation as analyzed.
The dead time is set as 2% of the resonant period. The waveforms of the four switches in three cases (Qs
stays OFF, dQs = 0.5, and Qs stays ON) are presented in Figure 15. The input power is the smallest when
Qs keeps OFF, and the output current IL distorts as claimed in Section 3 and is presented in Figure 15b.
Nevertheless, ZVS of the four switches are achieved successfully as presented in Figure 15a. After
Qs operates, both the input power and the loaded quality factor rise. When dQs = 0.5, IL is different
from each other in every resonant period but IL1 keeps periodic variation. Hence, the current IL1-IL
provided for ZVS keeps changing in Figure 15d. However, ZVS of the top-side switches is still realized
and ZVS of the bottom-side is also achieved most of the time as illustrated in Figure 15c. When Qs
stays on, IL approximates to sine. As can been seen, all the switches can conduct ZVS as presented in
Figure 15e. However, the soft switching-OFF for the top side switches is not achieved. The red lines in
Figure 15b,d,f denote the result of IL1 minus IL, and the waveforms, when Q1a is going to be turned
OFF, are emphasized by the ellipse. At that time, the result I being negative denotes that there is a
current flowing from the source electrode of Q1a to its drain electrode. Therefore, the hard-switching
OFF is inevitable.
ZVS Q a
Q a
Q
VQ a
VQ ZVS Q
Q a
Q
VQ a
VQ
ZVS Q a
ZVS Q
Q a
Q
VQ a
VQ
Q a
Q
VQ a
VQ
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Qs
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ILIL
IL IL
Q1a
I
(b) 
ZVS Q a
ZVS Q a
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Q
VQ a
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Q a
Q
VQ a
VQ
Q a
Q
VQ a
VQ
ZVS Q
ZVS Q
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Figure 15. ZVS waveforms under different cases: (a) ZVS of four switches when dQs = 0; (b) current
waveforms when dQs = 0; (c) ZVS of four switches when dQs = 0.5; (d) current waveforms when
dQs = 0.5 (e) ZVS of four switches when dQs = 1; (f) current waveforms when dQs = 1.
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On the Rx, soft switching of Qs can also be achieved. Figure 16a,b demonstrate the waveforms
of Vs and VQs at different dQs conditions. It can be observed that if Qs is turned ON/OFF when Vs is
negative and VQs is zero as illustrated in Figure 3c,e, voltage distortion does not occur. Nevertheless,
in practice, n·dQs is not always an integer, thereby resulting in three switching situations: Qs hard
switching ON, Qs hard switching OFF, and Qs hard switching ON/OFF. To estimate the hard-switching
impact, dQs is set as 0.4, and n is set as 10. Then Qs works in soft-switching ON/OFF case as shown
in Figure 16c and hard-switching ON/OFF as shown in Figure 16d. When Vs and VQs are positive,
Qs is turned ON. The current path switches from Figure 3b to Figure 3d compulsively, leading to a
distortion denoted by the ellipse 1 in Figure 16d. When Vs and VQs are positive, Qs is turned OFF. The
current path switches from Figure 3d to Figure 3b compulsively, leading to a distortion denoted by the
ellipse 2 in Figure 16d. It is found that when the input power is 103.2 W, the former efficiency is 93.3%,
a little higher than the latter efficiency of 92.7%, saving switching loss of 0.5 W.
Qs
Vs
VQs
(a) 
Qs
Vs
VQs
(b) 
Qs
Vs
VQs
(c) 
Qs
Vs
VQs
(d) 
Figure 16. Waveforms of Vs and VQs with different dQs: (a) dQs = 0.1 (b) dQs = 0.8 (c) dQs = 0.4 (d) dQs = 0.4
but hard switching.
Additionally, IL1 is observed to analyze the impact of the equivalent load and the front-end
inductance. At first, the value of L1 and L2 is set as 51 μH. When Qs stays OFF, both the input power
and the equivalent impedance are small. The inductance, 51 μH, is much less than the proposed value,
107 μH. Part of IL1 is below zero as depicted in Figure 17a, thereby showing a circulating current exists
in L1 and L2. However, with the increase of the equivalent impedance, the value of 51 μH meets the
requirements. Hence, the circulating current is eliminated and IL1 is always above zero as presented in
Figure 17b,c.
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Figure 17. Waveforms of IL1, Vp, and Vs: L1 is 51 μH but the equivalent impedance Ract changes (a) Qs
stays OFF, Ract reaches the maximum, part of IL1 is below zero; (b) Qs stays ON, Ract reaches the
minimum, IL1 is above zero; (c) Qs operates with dQs = 0.5, IL1 is above zero.
5.2. Efficiency and Loss Estimation
Figure 18 demonstrates the system efficiency and the loss estimation. The blue dashed line
presents the simulation result and the dark line presents the experimental result. Figure 18a shows that
a higher output voltage more than the input voltage 24 V, is accomplished and boosted further after Qs
working. The results support the calculation of Equation (16). The experimental output voltage at the
beginning is the same as the simulation but deviates from the theoretical value with the increasing of
dQs and system operation power. Besides, the input power of the experiment is a little higher than
that of the simulation power when dQs is below 0.5, whereas this situation reverses after dQs becomes
above 0.5. This difference is mainly caused by the modelling of the SAB in the simulations. At first, the
practical forward voltage drop is not invariably 0.6 V but increase from 0.6 V to 0.8 V. The deterioration
of the voltage drop can be regarded as the increase of Ract, thereby decreasing the practical input
power according to Equation (17). In addition, the input current surging from 2.8 A to 8.7 A and the
temperature rise may result in the parameter drift and the difference presented in Figure 18. High
efficiency is achieved over the variation of dQs as depicted in Figure 18c. Although the efficiency
drops with dQs rising, 88% efficiency is sustained. In general, the results of the established simulation
and experimental prototype are accordant and validate the proposed topology and methods. High
efficiency can still be obtained though three inductors are added into the WPT system.
Based on the data presented in Figure 18a,b, the power losses can be calculated. When Qs stays
OFF, the power loss is 5.31 W, where the losses caused by the rectifier (0.6 V drop) and the inner
resistance of the front-end inductors L1 and L2 (0.2 Ω) are obvious and make the main percentage as
presented in Figure 18d, where dQs is 0. After Qs operates and the power transfer rate rises, the loss
ratio of the front-end inductors and the Rx coil increases as shown in Figure 18d where dQs is 1. Hence,
there are two ways to improve the system efficiency. One is decreasing the high-frequency resistance
by optimizing the inductors and determining a proper value according to Equations (21) and (25).
Another method is reducing the receiver coil resistance with optimal coil manufacturing. Otherwise
the output rate reduces according to Equations (16) and (17).
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Figure 18. Efficiency and power loss comparison (a) Vo vs. dQs; (b) Pi vs. dQs; (c) η vs. dQs; (d) loss
analysis of extreme working cases.
5.3. Load Tripping
To further present the advantage of LCL topology to the load tripping as aforementioned,
experiments are added for validation. For convenience, the Tx coil will be artificially removed
to imitate the load tripping scenario. Figure 19 shows the variation of IL and IP. Over the working
time, IP stays constant even though the load is off, which is in accordance with the analysis of Equation
(7). However, IL varies when the load is off and on. IL becomes small when the load is off, but becomes
large again when the load is reconnected. Moreover, it can be seen that the whole system remains safe
all the time.
IL
IP
 
Figure 19. Waveforms of IL and IP when load tripping occurs.
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6. Conclusions
The LCL topology is regarded as an ideal network used in the WPT systems due to its constant
resonant current in the Tx coil and independence of the reflected impedance of the receivers. However,
this topology requires a large source voltage to generate transmitting current and induced voltage of
receivers, which limits its application in the low voltage scenarios, such as 12~24 V. This paper applied
a CFI into WPT systems to boost the voltage for LCL. ZVS of the switches were accomplished under
wide range of power rates and also under serious current distortion. The ability of the CFI to turn OFF
the top-side switches softly was also deduced and presented in this paper.
On the receiving side, a SAB was proposed and applied to regulate and boost the output
voltage and the system power. The SAB allows a lower frequency and reduces the communication
requirement compared with the DAB synchronization. Higher output voltage and wide variation
range were accomplished.
Guidelines on the parameter design of the front-end inductance, coils and optimal load were
elaborately presented. Although more inductors were added into the system, a peak efficiency of
93.3% was obtained and the lowest efficiency was maintained at 88% with proper configuration. Both
simulations and experimental results are conducted to verify the aforementioned analysis. Furthermore,
optimization methods for efficiency improvement is included in this study.
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Abstract: When applied to road vehicle electrification, inductive power transfer (IPT) technology
has the potential to boost the transition from combustion engines to electric motors powered by a
battery pack. This work focuses on the validation of a PSpice circuit model developed as a replica
of a 2-kW IPT prototype with series-series compensation operating at 18.65 kHz. The laboratory
prototype has the three stages commonly found in an IPT system: an inverter, controlled by the
phase-shift technique, a coil coupling and a load. Simulations were run with the circuit model for
three different distances between the two coils of the inductive coupling, all of which are of interest
for practical chargers: 125, 150 and 175 mm. The validation approach was based on tuning the
magnetic coupling factor for each distance and a set of ten load resistances, until the best match
between the simulated and the experimental peak currents supplied by the inverter was found in
each case. The coupling factors obtained from the simulation work are in good agreement with their
experimental counterparts for the three distances, provided the duty cycle of the inverter output
voltage is not too small. The circuit model developed is, therefore, able to reproduce the behavior of
the laboratory prototype with sufficient accuracy over a wide range of distances between coils and
loading conditions.
Keywords: electric vehicle; wireless power transfer; inductive coupling; coupling factor; phase-shift
control; series-series compensation; PSpice
1. Introduction
The applications of wireless power transfer (WPT) technology, which is the contactless
transmission of power by an electromagnetic field and was pioneered by Nikola Tesla over a
century ago, cover an increasingly wider range of electrical goods. Some examples are cell phones,
medical implants, engine telemetry, home electronic appliances, such as electric toothbrushes or some
of the robot vacuum cleaners that have recently appeared, and electric vehicles (EV) [1,2]. Magnetic
coupling WPT, which is a special case of non-radiative (or near-field) transmission [1,3], is suitable
for power transfer over the moderate distances that are typical in EV wireless charging. For longer
distances, the transmission of energy necessarily involves electromagnetic radiation. This has, in recent
years, become a mature area of expertise, as evidenced by the large number of scientific papers and
patent applications in the field, which began to increase considerably in 2008 and have continued to
do so [4].
The electricity storage technology utilized to power an EV is, to date, arguably a major deterrent
to those drivers who might be willing to make the transition from a combustion engine vehicle to a
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pure EV, in the context of increasing environmental awareness. Unfortunately all battery technologies,
even those currently regarded as the most advanced for use with EVs, as is the case of lithium-ion
batteries [5], still lack competitiveness owing to a limited life time, a high cost, long recharging cycles
and low energy density [6]. Their energy density is much lower than that of fossil fuels, which severely
limits the autonomy of EVs as regards traveling long distances. While the battery performance affects
all EVs equally, regardless of their charging technology (either conductive or wireless), the lack of a
charging cable is an attractive feature that could promote the deployment of wireless solutions in the
near future.
Charging by means of magnetic coupling WPT can be either static or dynamic. During static
charging, the EV remains stationary while the battery is charged, as opposed to dynamic charging,
when the EV is in motion on an energized track consisting of a sequence of road-embedded coils to
which a current is supplied in synchronism with the position of the vehicle [7]. The dynamic charging
exacerbates the challenges, but in turn avoids the need for a high capacity battery [8].
The core of a typical inductive power transfer (IPT) EV charger consists of a pair of looselycoupled
coils. The transmitting coil, which is placed on the primary side, is driven by an alternating signal
source and transfers energy to the receiving coil on the secondary side by guiding some of the magnetic
flux that is generated across the air gap between both windings, just like a transformer does, by using
the principle of electromagnetic induction [3]. Owing to the weakness of the magnetic coupling, a
fraction of the magnetic flux generated by the primary coil fails to reach the secondary coil, giving
rise to a leakage flux, which is represented by leakage inductances. The strength of the coupling,
characterized by the coupling factor k, is low in IPT systems.
It is common practice to add compensation capacitors to both sides of the magnetic coupling,
connected either in series or in parallel with the respective coils and designed in such a way that the
transmitter and the receiver resonate at the same frequency. The resulting topologies are labeled SS,
SP, PS and PP [9,10], where S stands for series and P for parallel. When the system is driven at the
resonance frequency, the compensation capacitor on the transmitter side minimizes the reactive power
provided by the power supply, whereas the compensation capacitor at the receiver maximizes the
power transfer [11]. This resonant scheme has also been denominated as RIPT (resonant inductive
power transfer) [12] or ICPT (inductively coupled power transfer) [8] in order to distinguish it from
the initial non-resonant IPT scheme; in practice, however, researchers tend to use the abbreviation IPT
to refer to the resonant topology, and this term is currently in widespread use.
Although each of the four basic compensation topologies have their own pros and cons,
a comparative analysis in terms of efficiency, power transfer and other relevant criteria concludes that
the current-source-type SS and SP compensation schemes are superior to the others [13]. One of the
outstanding advantages of the SS topology for EV charging, which is not shared by any of the other
three, is that the compensation capacitor on the transmitter side is independent of both the coupling
factor and the load [9,14,15]. Despite some of the inherent problems of the SS topology, such as high
voltages across the compensation capacitors or a drastic increase in the primary current if the secondary
side is left open-circuited unintentionally [14,16], the SS topology is a usual choice when designing
IPT-based EV chargers [10,14,17–23]. It should be pointed out, however, that IPT chargers cannot
currently compete with conductive chargers in terms of efficiency: while conductive chargers achieve
an overall efficiency of above 90%, IPT chargers fall below that figure. Reported values obtained under
optimal operation conditions range from 84% to 88% [14,18,20,24]. Moreover, a mismatch in the coil
alignment or an increase in the air gap contribute to a decrease in the overall efficiency.
In a practical IPT charger, the strength of the magnetic coupling is sometimes boosted with the
use of ferrite cores placed on both sides of the coupling [6,18–20,25]. The stray magnetic field can
be shielded with an aluminum plate placed on the receiving side and attached to the chassis of the
EV [6,18,25]. The SAE-J2954 standard [26], which was released as a guideline in 2013 and issued in 2016,
replaces the previous recommendation practice SAE-J1773 for EV inductively-coupled charging and
establishes a nominal operating frequency for the driving signal of 85 kHz. This moderate frequency
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makes magnetic coupling WPT no different from IPT [6]. Some prototypes that adhere to SAE-J2954
have recently been demonstrated [18,20,27]. It should be pointed out that SAE-J2954 was issued as a
recommended practice, whose technical specifications, including the nominal frequency of operation,
are pending re-evaluation after 2018.
This paper presents work whose objective is to validate a PSpice simulation model that was
built as a replica of a 2-kW SS-compensated IPT prototype and which was tested experimentally in a
previous work for three distances between coils that fall in the range of the expected ground clearance of
light-duty EVs [14]. The validation procedure consisted of comparing the coupling factors provided by
the model with their experimental counterparts for the same three air gaps and ten loading conditions
for each of them. The proposed approach, based on the tuning of the coupling factor, can be readily
adapted to simulate the behavior of IPT prototypes other than the one discussed in this work, including
those featuring ferrite cores, which are more difficult to characterize by purely analytical methods.
The simulation model can, therefore, be regarded as a practical design tool capable of providing reliable
information during the development process of an IPT system. Section 2 begins with a brief analysis of
the circuit of a general IPT system with SS compensation, which provides the minimum theoretical
framework required to verify whether the results are in agreement. The laboratory prototype on which
the simulation model is based is described in Section 3. Section 4 focuses on how the coupling factors
for the air gaps under study were determined in an experimental manner using measurements carried
out only in the inductive coupling stage. Section 5 contains a thorough stage-by-stage description
of the circuit model developed. The definitive k factors obtained with the model are the result of a
tuning process that seeks the best match between the experimental and the simulated peak amplitudes
of the current waveforms supplied by the inverter. The corresponding results, which lead to the
validation of the model, are analyzed in Section 6. A comparative study between the experimental
and the simulated current waveforms, on which the tuning procedure is based, follows in Section 7.
The conclusions are summarized in Section 8.
2. Circuit Analysis of an IPT System
The general scheme of an IPT system comprises three stages: a primary section, supplied by
a grid, followed by a compensated inductive coupling with a primary and a secondary coil and finally
by a secondary section that charges a battery. The primary coil is driven by an alternating signal
supplied by a full-bridge inverter located in the primary section. The voltage induced across the
secondary coil is, in turn, rectified and conditioned prior to feeding the battery, sometimes with the
insertion of a DC/DC converter or simply with a filter capacitor. The battery is usually replaced in
laboratory prototypes with a variable resistor R that reflects its state of charge (SOC) at a given time of
the charging process [1]. Figure 1 depicts the three stages particularized for the SS-compensated IPT
prototype used in this work.
Full-bridge 
inverter
Bridge 
rectifier
Load stageMutual coupling stage
R
Bridge 
rectifier
Driving stage
DC bus SS-compensated 
coil coupling
Grid
LS
CS
LP
CP
Figure 1. Constructed IPT prototype: general scheme. S, series.
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A simplified equivalent circuit of the entire IPT prototype is shown in Figure 2. The circuit,
which models the mutual coupling stage by means of a T-network, can be analyzed via a fundamental
harmonic approximation (FHA) owing to the presence of a sinusoidal voltage source vP(t) that
represents the fundamental component of the voltage that drives the primary coil generated by the
inverter. FHA is a widely-used approach in the context of IPT systems that simplifies the analysis
without compromising the accuracy, since the harmonic content of the resonant currents is usually low
owing to the high quality factors of the resonant tanks [18].
 
+
M
LP - M LS - M
vP (t)
CP RP CS
RL
2Ron RS
iP (t)
Load
 stage
Mutual coupling stageDriving 
stage
iS (t)
Figure 2. IPT prototype: equivalent circuit.
The conduction resistance of any of the four inverter switches is modeled with Ron. Since two
switches are closed at any given time when an AC output is synthesized from a DC input, the circuit
model includes the resistance 2Ron in series with the driving voltage. The resistance RP results from
the sum of two contributions located in the primary section and connected in series: the stray series
resistance of the primary coil, RLP , and the stray series resistance of the primary capacitance, RCP .
The resistance RS is, in turn, the sum of the stray series resistances of the secondary coil, RLS , and that
of the secondary capacitance, RCS . RL accounts for the equivalent resistance of the rectifier stage and
the battery. M represents the mutual inductance between the two coils, which relates to k and to the
primary and secondary self-inductances LP and LS through the following expression:
M = k
√
LPLS (1)
Leakage inductances on the primary and the secondary sides, LPk and LSk, can be expressed as a
function of either k or M and the primary to secondary turns ratio r = NP/NS:
LPk = (1 − k)LP = LP − rM (2)
LSk = (1 − k)LS = LS − M/r (3)
Note that the inductances LP–M and LS–M that appear in the T-model coincide with LPk and
LSk only if r = 1. Expressions (1), (2) and (3) show that IPT systems, for which k is necessarily low,
have non-negligible leakage inductances.
In the phasor domain, the impedance seen from the primary side, ZP, can be written as:
ZP =
VP
IP
= 2Ron + RP + j(XLP + XCP) + ZR (4)
where ZR is the reflected impedance, which depends on circuit elements present on the secondary side:
ZR =
ω2M2[RS + RL − j(XLS + XCS)]
(RS + RL)2 + (XLS + XCS)
2 (5)
Since the primary and secondary resonant circuits are designed to resonate at the same frequency,
the common resonance frequency is given by:
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ωr =
1√
LSCS
=
1√
LPCP
(6)
When the circuit is driven at the resonance frequency, both the reactances on the primary side, XLP
and XCP , and those on the secondary side, XLS and XCS , cancel each other out. ZP is thus simplified
to an expression without imaginary part, where VP and IP represent the peak amplitudes of their
corresponding voltage and current phasors:
ZP(ωr) =
VP
IP
= 2Ron + RP +
ω2r M2
RS + RL
(7)
On the other hand, the power delivered to the load stage, represented by RL, is [17,18,21]:
PL =
(ωr MVPrms)2RL
[(RL + RS)RP + ω2r M2]2
(8)
Finally, the efficiency of the mutual coupling stage can be calculated as follows: [14,17]:
ηIPT =
RL
RL + RS +
RP(RL+RS)2
ω2r M2
(9)
3. Laboratory Prototype
Figure 3 shows the three stages of the constructed prototype in a single image, along with the
control electronics and the instrumentation utilized, all of which are described below.
 
Inverter 
Coil coupling 
dSPACE   
Rectifier,  
capacitor 
 & load  
Power 
analyzer 
Figure 3. Laboratory prototype with control electronics and instrumentation.
3.1. Driving Stage
The driving stage, which was fed from a single-phase 230 V/50 Hz outlet of the power grid,
features an AC/DC converter that provides a stable DC bus voltage VDC, followed by an H-bridge
inverter based on IGBT switches. The driving function was implemented using two legs of a modular
three-phase inverter connected to the grid, purchased from Semikron Electronics S.L., Barcelona, Spain.
It includes a bridge rectifier (ref. SK95D12), an IGBT module (ref. SK30GB128) and some additional
electronics. Figure 4 depicts a simplified circuit diagram of the driving stage.
425
Electronics 2018, 7, 255
Va
Vb
Vc
SK95D12
VDC
Vout+
Vout−
N/C
T1
D1
T3
D3
T4
D4
T2
D2
SK30GB128
Figure 4. Driving stage: circuit diagram.
The bridge rectifier is characterized by a reverse voltage of 1200 V and a current of 95 A, whereas
the IGBT switches support a collector-emitter voltage of 1200 V and a collector current of 25 A
(all maximum ratings). Each of the two capacitors in Figure 4 results from a parallel arrangement of
four capacitors rated at 680 μF and 400 V. The equivalent capacitance of the eight capacitors amounts
thus to 1360 μF and is rated at 800 V. The features of the driving stage were expanded by means of
a customized PCB attached to the top of the inverter: this includes a fiber optic interface to allow
communication with a dSPACE control platform, a measurement unit of both the inverter leg currents
and the DC bus voltage, and a module to protect against overcurrents.
Although the H-bridge inverter is a single-phase two-level voltage-source converter (VSC),
its switching scheme is such that it does not produce a square wave output voltage, but rather a
controlled one with intervals in which the output is both zero and +VDC and −VDC. This controlled
output with three output levels, whose duty cycle can be adjusted, is characteristic of a phase-shift
control scheme. The inverter output voltage can be set to zero periodically during the so-called interval
of zero voltage, whose duration can be regulated in the full range from 0 rad to 2π rad throughout
each period. It is characterized by the zero-voltage angle α, which varies from 0 rad to π/2 rad. As can
be seen in Figure 5, the trigger pulses VT1 and VT4, which are applied to their respective IGBT gates
located on the left leg of the inverter, are complementary. The same applies to the trigger pulses on the
right leg, VT2 and VT3. The four pulses have a duty cycle of 50%. The synchronization scheme results
in a phase shift δ2−1 between the pulses VT2 and VT1, on the one hand, and a second phase shift δ3−4
between VT3 and VT4, on the other. Both of them are equal to 2α, whereas the interval of zero voltage
is 4α throughout a period.
 
 2  
+VDC 
-VDC 
0 V 
2   
3  4  
2   
VT1 
VT4 
VT3 
VT2 2-1
 
3-4 
 
Figure 5. Phase-shift control scheme showing the displacement angles δ2−1 and δ3−4 that determine
the interval of zero voltage in the inverter output voltage.
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The amplitude of each harmonic that is present in the inverter output voltage waveform can be
controlled by varying α, as stated in (10) [28].
Vn =
4VDC
nπ
cos (nα) (10)
The inverter output rms voltage Vrms is, moreover, dependent on α [28]:
Vrms = VDC
√
1 − 2α
π
(11)
The rms current supplied by the inverter to the primary coil can consequently be set to a given
target value by simply selecting the appropriate angle α. An analog voltage, which is proportional to
the α required, was generated by using a dSPACE 1103 (dSPACE GmbH, Paderborn, Germany) control
platform. That voltage was, in turn, read by the IC UCC3895 (Texas Instruments, Dallas, TX, USA),
a phase-shift PWM controller that generated the switching scheme shown in Figure 3 and is required
to synchronize the trigger pulses VT1 to VT4. The resulting inverter output voltage had a frequency of
18.65 kHz. Examples of IPT systems with an SS compensation topology featuring a phase-shift control
scheme are those described in [14,20,29].
3.2. Inductive Coupling Stage with SS Compensation
Both circular and square coils have been reported in the construction of IPT prototypes.
Considering that the mutual inductance M between square coils is (4/π)2 times larger than between
circular ones when the corresponding circumference is inscribed in the square [30], square rather than
circular coils were chosen to design the coupling stage. The two coils, which were wound using Litz
wire with a section of 6.28 mm2, have 22 turns each with 11 turns piled up on top of the other 11,
as Figure 6 illustrates.
374 mm 
1 2 3      ….        11 1 2 3      ….        11 
Coil 1 
Coil 2 
Figure 6. Constructed coils: cross-section.
Mechanical stability was achieved by sandwiching each coil between two methacrylate plates.
The air gap between the coils can be manually adjusted to the desired value by means of nylon screws
placed at the corners of the holding plates. The four screws also contribute to keeping the coils perfectly
aligned and parallel to each other.
Each of the two compensation capacitances resulted from an arrangement composed of four
branches connected in parallel and two polypropylene film capacitors connected in series per branch,
with a nominal capacitance of 100 nF per capacitor (ref. MMKP386 F1230 manufactured by Vishay,
Malvern, PA, USA). This arrangement is necessary to support the high voltages developed across the
capacitors when the prototype operates at the resonance frequency.
3.3. Load Stage
The load stage comprises a high voltage rectifier followed by a capacitor arrangement with which
to reduce the ripple current, which is in turn connected to a combination of power resistors.
The bridge rectifier was constructed by connecting two semiconductor modules (ref. STTH6006TV,
ST Microelectronics, Geneva, Switzerland) . Each module includes two ultrafast diodes characterized
by a peak reverse voltage of 600 V and an average forward current of 30 A (absolute ratings).
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The filter capacitance was the result of combining four electrolytic capacitors in an arrangement
composed of two branches connected in parallel with two capacitors connected in series per branch.
Each capacitor is rated at 220 μF and 450 V, with a capacitance tolerance of ±20%.
The power resistors utilized were of a wirewound type rated at 800 W. Ten different ohmic values,
from 2.5 to 40 Ω, were available from series and parallel combinations of resistors with a nominal
resistance of 10 Ω.
3.4. Prototype Testing and Performance Figures
Tests were conducted for three air gaps between coils (125, 150 and 175 mm), which will henceforth
be referred to as gx, where x is the corresponding gap. The rms primary current, IPrms, was kept at
approximately 10 A via individual adjustments of the angle α for each air gap gx and resistance R
being tested. Controlling the current in the primary coil allows the series-compensated secondary side
to resemble a voltage source [9].
The load power PL depends strongly on both gx and R. For g125, the air gap for which the magnetic
coupling is the strongest of all three, PL reached 2 kW when R was 5 Ω (higher loads led to lower
transferred powers). On the other hand, if the three air gaps are considered altogether, PL was always
above 1 kW for R = 5 Ω and below 500 W for R = 30 Ω. The overall efficiency, computed from grid
supply to load, was 82.5% for the intermediate case of g150. However, if only the coil coupling stage is
taken into account, it exceeded 90%. Further details regarding the prototype performance can be found
in [14]. It should be noted that, according to (9) , the efficiency of an SS-compensated inductive coupling
stage depends, among other parameters, on the resonance frequency ωr and the mutual inductance M,
and an increase in either of them causes an increase in the efficiency. Figure 7 plots ηIPT calculated with
(9) for the three air gaps and two different resonance frequencies (18.65 kHz and 85 kHz), with the
load resistance RL ranging from 2.5 Ω to 40 Ω. As can be seen, when the frequency is 18.65 kHz, ηIPT is
above 90% only under certain operation conditions, in agreement with the efficiency figures found
experimentally. However, for the case of 85 kHz, ηIPT represents a significant improvement, exceeding
95% for most of the loads and air gaps. Unfortunately, the desired increase in ηIPT that arises as a
consequence of an increase in either M or ωr is accompanied necessarily by a reduction in the power
delivered to the load, as follows from (8). Consequently, an IPT system working at a relatively low
frequency of operation, as in the case discussed in this work, is characterized by moderate efficiency
figures that are compensated by an enhanced power transfer capability.
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Figure 7. ηIPT versus RL for two different frequencies of operation: (a) 18.65 kHz; (b) 85 kHz.
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4. Experimental Determination of the Coupling Factor
A reliable figure for the coupling factor between two coupled coils can be obtained experimentally
by applying the voltage ratio method, which consists of measuring the peak amplitude of the voltage
waveform at each winding in open circuit conditions when a sinusoidal driving voltage is applied
to the other winding [31]. The method, therefore, requires four voltage measurements for a given
air gap between coils: the driving voltages at the primary and secondary windings, denoted by VdP
and VdS, and the corresponding open circuit voltages, represented by VocP and VocS. Since the accuracy
is improved if measurements are taken at a frequency at which the quality factor Q of the coils is
high [31], the selected frequency of the driving voltage was 20 kHz. The experimental coupling factor
obeys the following expression:
kexp =
√
VocP
VdS
VocS
VdP
(12)
Considering that, for a given amplitude of the voltage applied to the driving coil, the voltage
across the open-circuited coil decreases as the air gap increases, the presence of noise on the voltage
signals can compromise the accuracy of the measurements, especially in the case of large air gaps. Small
driving amplitudes were, therefore, avoided. In order to verify whether or not there is a threshold for
the driving amplitude below which the k values obtained lack accuracy, four sets of measurements
were taken for each air gap, during which the driving amplitudes Vd were set to values of around 5, 10,
15 and 20 V. The resulting k values are represented in Figure 8.
5 10 15 20
0.15
0.16
0.17
0.18
0.19
0.20
0.21
0.22
0.23
0.24
0.25
 g125
 g150
 g175
k ex
p (
CF
U)
Vd (V)
k ex
p (
CF
U)
Figure 8. Determination of kexp for four driving voltage amplitudes.
As can be seen, the method is able to distinguish among the three cases under study satisfactorily
for every Vd. However, there is a noticeable upward deviation of the k factor obtained for g175 when
Vd is 5 V with respect to the values that result from the other three amplitudes, which are not that
different from each other. A similar deviation for 5 V, although more moderate, occurs for g150.
The same occurs with g125, this time with a downward deviation. This analysis suggests that the
driving voltage threshold sought is located somewhere between 5 and 10 V and measurements at 5 V
were consequently ruled out. Although the remaining sets of measurements taken at 10, 15 and 20 V
gave rise to similar k factors, the 20-V set can be regarded as the most reliable of all as its signal-to-noise
ratio is the largest. The k values obtained with that set are represented in Table 1 and will be used as
targets to be compared with the corresponding values resulting from the simulations.
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Table 1. Coupling factors obtained experimentally (Vd = 20 V).
Air gap (mm) 125 150 175
kexp 0.241 0.198 0.164
5. Circuit Model for Simulation
A preliminary version of the circuit model presented in this work was utilized to estimate k
for the single case of g125 without prior knowledge of the corresponding experimental k factor to be
used as a reliable reference for validation purposes [32]. This estimate of k relied on a successive
approximation technique that, in turn, relied on experimental measurements of the primary peak
currents for three loads (5, 10 and 20 Ω). It was not necessary to follow that approximate method here,
since the experimental k values for the three air gaps were now available.
A schematic representation of the PSpice simulation model is shown in Figure 9. It has been
improved when compared to the initial version, as a number of changes were made in both the inverter
and the load stages. While the inverter topology remains the same, some of its parameters model the
real device with more accuracy in the current version. With regard to the load stage, the refinements
involve all the parts: the bridge rectifier model, the filter capacitor and the resistive load. A description
of the three stages present in the circuit model follows below.
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Figure 9. IPT prototype: circuit model.
5.1. Full-Bridge Inverter Stage
The four IGBTs were replaced with voltage-controlled switches denominated as T1 to T4. As IGBTs
carry the current in one direction and block it in the opposite one, diodes Db1 to Db4 were added
to provide the blocking functionality. Considering that the switches must carry both positive and
negative currents when inductive loads are driven, all switches are equipped with reverse-parallel
feedback diodes D1 to D4 that carry the negative current during a certain time interval throughout
each period.
The switch model includes a non-zero on-resistance Ron equal to 48 mΩ corresponding to the IGBT
module SK30GB128 (Semikron S.L., Barcelona, Spain), as reported in the manufacturer’s datasheet
under the name rCE (typical value). The DC bus voltage VDC was calculated by adding the voltage
drop across the switches to the amplitude of the inverter output voltage experimental waveforms. The
model parameters of the blocking diodes placed in series with the switches were purposely chosen to
obtain a negligible drop in voltage across the diodes. The series resistance Rs was, therefore, set to zero
and the emission coefficient n was set to 0.001. n is an empirical constant, also termed as the ideality
factor, that appears in the exponential i − v relationship of a diode. Reducing n makes the turn-on
voltage of the diode i − v characteristic to approach 0 V; however, convergence problems may arise if
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n is made too small. In real diodes, n depends on both the material and the physical construction of
the device [33]. Table 2 summarizes a selection of some key circuit parameters for the switch and for
the two diode models present in the inverter. Other diode parameters not shown in the table adopt the
default values of the PSpice Dbreak diode model.
Table 2. Inverter model: selected circuit parameters.
Switches T1 to T4
Ron(Ω) Ro f f (Ω) Von(V) Vo f f (V)
0.048 1 × 106 1 0
Diodes Db1 to Db4 Diodes D1 to D4
Rs(Ω) n Rs(Ω) n
0 0.001 0.1 1
5.2. Compensated Coil Coupling Stage
The inductive coupling was modeled with a PSpice device able to couple two or more coils through
the corresponding coupling factors between each coil pair. The self-inductances of the primary and
secondary coils, LP and LS, were measured using a 4294A precision impedance analyzer (by Agilent),
with which the corresponding series stray resistances of the two coils, RLP and RLS , were also obtained.
The two compensation capacitor arrangements were similarly measured in order to obtain both their
capacitances CP and CS and their series stray resistances RCP and RCS , all of which are listed in Table 3.
Table 3. Compensated coil coupling model: circuit parameters.
Primary Side Secondary Side
CP 186.9 nF CS 187.0 nF
RCP 32 mΩ RCS 35 mΩ
LP 393 μH LS 389 μH
RLP 369 mΩ RLS 367 mΩ
5.3. Load Stage
The PSpice model files for the voltage rectifier STTH6006TV1 (STMicroelectronics, Geneva,
Switzerland), which are available for download on the manufacturer’s website, were added to the
PSpice libraries. With regard to the filter capacitor arrangement, its equivalent circuit was simplified to
a series RLC combination, as electrolytic capacitors form an RLC resonant circuit with a low Q [34].
Owing to the low Q, a measurement of impedance magnitude and phase versus frequency using an
impedance analyzer revealed a broad impedance minimum centered around 90 kHz rather than the
sharp resonance typical of resonators with a high Q, along with a slow change in the phase rather
than an abrupt transition (ideally, from −90◦ to +90◦ at the resonance frequency). The frequency range
chosen to obtain the equivalent RLC circuit covers four decades, from 50 Hz to 500 kHz, with the
objective of capturing the most significant features of the frequency response on both sides of the
resonance that are necessary for the impedance analyzer to calculate reliable model parameters. With
regard to the power resistor, it was initially modeled with an RL||C network, which is typical for
wirewound resistors, as is the case here. However, in standard resistors of this type, the capacitance is
so low that it is normally ignored, since resonance effects are virtually non-existent [34]. The model
adopted was, therefore, a series RL combination. Owing to the construction of wirebound resistors,
their equivalent series inductance is not negligible. In the present case, it amounts to 39.20 μH for one
of the 10 Ω resistors used in the prototype. Note that if no ripple were present across the load resistor,
the equivalent inductance would not play any role and it could, therefore, be safely removed from
the resistor model. Since some ripple remained unfiltered on the rectified voltage signal despite the
presence of the filter capacitor, the stray inductance LR present in the power resistor was added to the
model. Table 4. shows the corresponding circuit parameters.
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Table 4. Load stage: circuit parameters.
Filter Capacitor Load Resistor
C 187.80 μF R 10.21 Ω
RC 718 mΩ LR 39.20 μH
LC 325 nH
6. Model Validation
Six input parameters had to be confirmed prior to running a simulation: the DC bus voltage VDC,
the switching frequency f , the zero-voltage angle α, the load resistance R with its series stray
inductance LR, and the coupling factor k. Simulations for each air gap were run with ten different
load resistances, whose nominal values were 2.5, 5, 7.5, 10, 15, 20, 25, 30, 35 and 40 Ω. All possible
combinations of different loads and air gaps led to a total of thirty angles α with which to keep IPrms
controlled at around 10 A. Several k values were tentatively tried for all combinations of gx and R
until the best match between the experimental and the simulated primary peak currents was found,
using three decimal digits for k. Following this iterative procedure for every combination of gx and R
yielded a set of ten k values for each air gap. The results, which are compared with the experimental k
values in Table 1, are shown in Figure 10.
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Figure 10. Coupling factors for the three air gaps and ten loads. Experimental and simulated data are
represented by straight lines and discrete points, respectively.
Upon inspecting Figure 10, it is apparent that the model is capable of discriminating well among
the three air gaps, although deviations from the expected k values are especially noticeable for the loads
of 35 and 40 Ω. As a result of the phase-shift control action, α adopts new values as the whole range of
loads is swept. Figure 11 shows that α converges to 90◦ as R increases, regardless of gx. This increase
in α with R makes the rms voltage at the inverter output drop in order to keep the primary current
controlled for every load, as follows from (7) and (11). In practice, after a new load was connected,
α was adjusted manually from the dSPACE platform until the monitored IPrms was as close as possible
to 10 A.
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Figure 11. Convergence of α with R.
As a consequence of this gradual convergence process, the rate at which α changes has a non-linear
dependence with R: a given increment in R makes α undergo a significant increase in the area of small
loads; however, the same increment causes only a moderate increase in α for large loads. Although
this holds for the three gx, the effect becomes more pronounced as the air gap increases. Note that the
cosine function in (10) accounts for the non-linear behavior observed.
The deviations from the experimental k factors, expressed in coupling factor units (CFU),
are plotted in Figure 12 in the form of absolute errors. They reach a maximum of 7 × 10−3 CFU
with the exception of the two cases mentioned previously, in which they grow remarkably larger.
Overall, the area of low R (up to 10 Ω) behaves best, as the deviations are 3 × 10−3 CFU or less for
the three gx. It should be noted that the absolute errors found for g125 are the smallest for the ten
loads, ranging from 1 × 10−3 to 4 × 10−3 CFU with the exception, once again, of the two largest
load resistances.
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Figure 12. Absolute errors obtained in the determination of k with the circuit model.
The accuracy of every single model parameter contributes to the reliability of the circuit model,
even in the case of those parameters that, in principle, play a minor role. This is the case of Ron: if, for a
given gx and R, Ron decreases from its actual value of 48 mΩ to 1 mΩ (that is, the inverter switches are
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modeled as virtually ideal devices), the primary peak current increases according to (7), which in some
cases alters the k obtained with the circuit model. Taking for example g150, the increase in the primary
current caused by that drop in Ron does not suffice to modify k for R = 2.5 Ω. However, in the case of
R = 40 Ω, k undergoes an increase of 2 × 10−3 CFU, which would add to the corresponding absolute
error, making the deviation from the experimental k even larger.
As stated previously, an increase in R translates into small increases in α in the area of high
loads. This has important implications with regard to the sensitivity of the system and its capability to
accurately determine k, since a small change in α when the prototype is loaded with a large R leads to
significant variations in the peak primary current. It is, therefore, of interest to test the model response
under small variations in α that may occur owing to a measurement error, as α results from time
measurements of the experimental waveforms of the inverter output voltage.
Assuming that α was obtained with an error of ±0.25◦, and plotting k against R for g125 for
illustration purposes, it is apparent that k undergoes an increasingly larger shift from the k factors
obtained with α as R increases. As can be seen in Figure 13, the error has little or no influence on
k within the low load range. However, from 10 Ω onward, the shifts grow larger and larger both
above and below the initial k values, reaching a maximum of 4 × 10−3 CFU for 40 Ω (k = 0.250 for
α+0.25◦ and k = 0.258 for α−0.25◦). If a small measurement error in the determination of α is taken
into account, the capability of the system to deliver reliable figures for k consequently worsens as R
increases. This may contribute to justifying the deviations found in the determination of k for the two
largest loads.
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Figure 13. Influence on k of a ±0.25◦ error in the determination of α for g125.
7. Waveform Analysis
Both experimental and simulated waveforms are shown in Figure 14 for comparison purposes.
The inverter output voltages and currents are represented by blue and pink lines, respectively.
A selection of three representative cases was chosen (specifically, those corresponding to 2.5, 10 and
40 Ω for the intermediate air gap g150). Note that the duty cycle of the inverter output voltage is very
low for 40 Ω, one of the two cases in which the circuit model behaves worst.
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Figure 14. Selected inverter output voltage and current waveforms for g150. (a,c,e) experimental
prototype; (b,d,f) PSpice simulation.
A comparison of the shapes and amplitudes of the two sets of waveforms makes it possible to
conclude that the simulated waveforms are very similar to their experimental counterparts. Moreover,
the shape of the current waveforms is quite sinusoidal in all cases, which confirms the validity of the
FHA approximation adopted before analyzing the equivalent circuit of the IPT prototype. The low
harmonic content of the primary current waveforms can be understood in terms of the band-pass
filtering process introduced by the resonant circuit on the primary side of the coupling. Alternatively,
it can be regarded as a consequence of dealing with loosely coupled coils, which are characterized
by a low k. Recall that leakage inductances are, according to (2) and (3), relatively large in the
circuit model of a weak inductive coupling: a large leakage inductance effectively filters out most of
the harmonic content of the current waveform, leading to the observed sinusoidal-like waveforms.
Furthermore, the larger the air gap is, the larger the leakage inductance becomes, and more frequencies
are consequently rejected from the spectrum of the current waveform. This effect is illustrated in
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Figure 15, which represents the total harmonic distortion (THD) versus R. As can be seen, the harmonic
content decreases as gx increases, which is easier to verify for those loads in which α is similar for
the three gx (all of them, with the exception of the three smaller ones). In the case of small loads
(up to 10 Ω), the plot does not show the effect clearly since, for a given load, the corresponding three
angles α are quite different depending on gx. Finally, it should be pointed out that no correlation was
found between the harmonic content and the deviations in k depicted in Figure 12. In fact, the THD
is especially low for the two largest loads, for which the model behaves worst. It is not, therefore,
possible to claim that the two estimates of k with the largest absolute errors occur as a consequence of
a high harmonic content in the corresponding current waveforms.
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Figure 15. THD versus R.
8. Conclusions
A PSpice circuit model, developed as a replica of a 2-kW IPT charger operating at 18.65 kHz and
controlled with the phase-shift technique, has been tested and validated for three air gaps of practical
interest in the case of light-duty EVs: 125, 150 and 175 mm. The validation procedure was based on
determining the existing deviations between the coupling factors obtained experimentally for every
air gap and those delivered by the simulation model for a set of ten load resistances, ranging from
2.5 Ω to 40 Ω. The results show that the deviations are within reasonable limits (below 7 × 10−3 CFU)
for the three air gaps and all the loads tested with the exception of the two largest, for which the
duty cycle of the inverter output voltage is especially low and accuracy is, therefore, compromised.
The best agreement was found in the lower range of load resistances (up to 10 Ω), in which deviations
lie between 1 × 10−3 CFU and 3 × 10−3 CFU. Consequently, the overall performance of the simulation
model is satisfactory, although there is evidence of a certain threshold level for the load resistance
(or, equivalently, for the zero-voltage angle α) above which the reliability of the simulation model
declines. Setting the threshold at the nominal resistance of 35 Ω, the corresponding α angles are 79.54◦,
82.46◦ and 83.68◦ for the air gaps of 125, 150 and 175 mm, respectively. Since one of the six input
parameters of the circuit model is the switching frequency, the PSpice circuit developed can be readily
adapted to simulate the behavior of prototypes that comply with the SAE-J2954 standard issued for
EV wireless charging, which establishes a nominal switching frequency of 85 kHz.
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Abbreviations
The following abbreviations are used in this manuscript:
CFU Coupling factor unit
EV Electric vehicle
FHA Fundamental harmonic approximation
IC Integrated circuit
ICPT Inductively-coupled power transfer
IGBT Insulated-gate bipolar junction transistor
IPT Inductive power transfer
PCB Printed circuit board
PWM Pulse-width modulation
RIPT Resonant inductive power transfer
SOC State of charge
SS Series-series
THD Total harmonic distortion
VSC Voltage-source converter
WPT Wireless power transfer
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The authors wish to make the following correction to our published paper [1].
There is a misprint in Equation (3) of the published paper, which expresses the leakage inductance
on the secondary side, denoted by LSk, in terms of the secondary self-inductance LS, the mutual
inductance M and the turns ratio r. The term r/M is incorrect and should be replaced with M/r.
In summary, on page 4, Equation (3) should be changed from
LSk = (1 − k) LS = LS − rM (1)
to the following correct version:
LSk = (1 − k) LS = LS − Mr (2)
The authors would like to apologize for any inconvenience caused to the readers by these changes.
The change does not affect the scientific results. The manuscript will be updated and the original will
remain online on the article webpage, with a reference to this Correction.
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Abstract: Magnetically coupled resonance wireless power transfer systems (MCR WPT) have been
developed in recent years. There are several key benefits of such systems, including dispensing
with power cords, being able to charge multiple devices simultaneously, and having a wide
power range. Hence, WPT systems have been used to supply the power for many applications,
such as electric vehicles (EVs), implantable medical devices (IMDs), consumer electronics, etc.
The literature has reported numerous topologies, many structures with misalignment effects, and
various standards related to WPT systems; they are usually confusing and difficult to follow.
To provide a clearer picture, this paper aims to provide comprehensive classifications for the recent
contributions to the current state of MCR WPT. This paper sets a benchmark in order to provide a
deep comparison between different WPT systems according to different criteria: (1) compensation
topologies; (2) resonator structures with misalignment effects; and, (3) electromagnetic field (EMF)
diagnostics and electromagnetic field interference (EMI), including the WPT-related standards and
EMI and EMF reduction methods. Finally, WPT systems are arranged according to the application
type. In addition, a WPT case study is proposed, an algorithm design is given, and experiments are
conducted to validate the results obtained by simulations.
Keywords: compensation topology; electromagnetic field (EMF); electromagnetic field interference
(EMI); misalignment; resonator structure; wireless power transfer (WPT); WPT standards
1. Introduction
Wireless power transfer (WPT) is a promising technology due to its advantages of being cordless,
safe during charging, and its ability to operate in a wet and harsh environment [1]. It has gained
global acceptance, and is used to supply the power for many applications in several fields, such as
electric vehicles (EVs) [2–14], online electric vehicles (OLEVs) [15–17], plug-in hybrid electric vehicle
(PHEVs) [18], superconducting magnetic levitation trains (maglev) [19], implantable medical devices
(IMDs) [20–31], and consumer electronics [32–34]. In addition, it has been used in the charging systems
of autonomous underwater vehicles (AUVs) [35], the rotary of a gas turbine [36], and Internet of
Things (IoT) applications [37–39].
According to the energy transfer mechanism, the WPT technology can be divided into two
categories. The first is far-field wireless transmission, which is also called electromagnetic radiation
WPT. It includes microwave power transfer (MPT) [40–42], laser power transfer (LPT) [43–45], and
solar power satellites (SPS) [46,47].
The second is near-field WPT (Figure 1), which can, in turn, be classified into two groups. Firstly,
there is inductive power transfer, including the inductive coupled power transfer (ICPT or IPT), and
magnetically coupled resonance wireless power transfer (MCR WPT); as shown in Figure 1a, Tx is
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the transmitting coil and Rx is the receiving coil. Secondly, there is capacitive power transfer (CPT),
as displayed in Figure 1b. Some IPT systems have presented high power transmission efficiency (PTE)
of larger than 90% for transmission distances of several centimeters; however, for longer distances,
efficiency will drop significantly [48–63]. Nevertheless, authors have presented an innovative IPT
system to transfer power a distance of 5 m using dipole coils [64]. Most of the presented CPT systems
are designed for low-power applications, including USB devices, lamps, and small robots [8,65–73],
where the transmitting distance is limited to the millimeter range. High efficiency is provided by MCR
WPT for a longer transferring distance [23,34,74–82].
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Figure 1. Near-field wireless power transfer (WPT): (a) Structure of inductive power transfer
(IPT)/magnetically coupled wireless power transfer (MCR WPT); (b) Structure of capacitive power
transfer (CPT).
Due to its importance and rapid development, WPT has been widely used over the last few years,
offering a practical technique to transfer power wirelessly in many applications on a commercial scale.
Many studies have been conducted in this area, and the literature has reported much research related
to several aspects of MCR WPT, which is usually confusing and difficult to follow. To give a clear
picture, this paper aims to review the recent contributions to the current state of MCR WPT systems.
This paper sets a benchmark in order to provide comprehensive classifications with a deep comparison
between different WPT systems according to different criteria. They are as follows:
1. Compensation topologies: Basic and hybrid compensation topologies are reported, and some
commonly used topologies are compared based on application type.
2. Research work related to the resonator structure is discussed as follows:
• Coil geometry is discussed in detail, including many resonator shapes, such as planar coils,
three-dimensional (3D) structures, cavity structures, and coils with cores, etc., which are
compared based on set criteria.
• The differences between single-phase WPT and three-phase WPT systems are highlighted,
and some three-phase WPT projects are reported.
• Multi-coil systems, which are capable of charging multiple devices simultaneously, such as
LEDs, are addressed.
• Operating frequency effects on the design of coil structure.
• Inductance of several resonator structures.
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• Misalignment study: Several misalignment types are displayed and compared based on
their resonator structure and effects, in addition to their advantages and disadvantages.
3. Electromagnetic field interference (EMI) diagnostics, including WPT-related standards and
guidelines. In addition, EMI and EMF reduction methods are reported and compared. Moreover,
advantages and disadvantages of these methods are addressed.
4. Basic applications of WPT systems are given. Next, a WPT case study is proposed. In the proposed
winding method, a bio-inspired joint made of two spherical structures is given. The algorithm
design is provided, and experiments are conducted to validate the obtained results by simulation
and optimization.
The paper is organized as follows. In Section 2, a benchmark is set to present the major
categorizations of the WPT system. Section 3 discusses compensation topologies in detail. Section 4
classifies and reviews many resonator structures in detail. The misalignment study is presented in
Section 5. WPT-related standards, electromagnetic field (EMF) mitigation methods, and EMI mitigation
methods are given in Section 6. In Section 7, WPT applications are illustrated, an optimized design of a
WPT system is given, and a case study is proposed and discussed. Finally, the conclusion and further
areas for research are provided in Section 8.
2. Benchmark of the Research Work
In this paper, a benchmark is proposed (Figure 2) that provides various categorizations of
research works related to WPT. The benchmark classifies major research areas relating to WPT, which
include compensation topology, resonator structure, misalignment study, EMI and EMF diagnostics,
frequency-splitting issue, impedance matching, control strategy, and WPT optimization. In this paper, a
number of these issues related to WPT systems are discussed in detail. Other issues, such as impedance
matching (which will be discussed in brief in Section 3) and control methods [83,84], will not be
discussed for the sake of brevity.
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Figure 2. WPT classifications and major research areas.
3. Compensation Topologies
There are some requirements for compensation, which are as follows. (1) The compensation
capacitor resonates with the primary and/or secondary inductance in order to provide reactive power,
which is required for the inductances to generate an adequate magnetic field. Therefore, the basic
function for the compensation of a primary coil is to minimize the volt-ampere (VA) rating of the
power supply. In the secondary coil, compensation cancels the inductance to maximize the power
transfer capability [85]. (2) Constant-voltage/constant-current output (CVO/CCO). (3) The maximum
efficiency of a WPT system can be determined by two parameters, the coupling coefficient and quality
factor [54]. (4) Bifurcation resistance, which refers to a condition where the frequency realizes a zero
phase angle (ZPA) [57,85].
3.1. Basic and Hybrid Compensation Topologies
Figure 3 shows the classifications of the compensation topology. They include two groups.
The first is of the four basic topologies, and the second comprises hybrid topologies, which are
combinations of series and parallel topologies.
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Figure 3. Classifications of the compensation topology.
Many compensation topologies have been reported. As illustrated in Figure 4, there are four basic
compensation topologies: series-series (SS) [3,86–90], series-parallel (SP) [91], parallel-series (PS) [1],
and parallel-parallel (PP) [92]. In Figure 4, k is the coupling coefficient, M is the mutual inductance,
Ug is the input voltage on the primary side, U2 is the load voltage, and RL is the load. L1, L2, C1, and
C2 are the self-inductances and external compensation capacitors of the primary and secondary coils,
respectively. R1 and R2 are the resistances of the primary and secondary coils, respectively. On the
other hand, hybrid compensation topologies are investigated, such as LCC-P and LCL-P are reported
in [93], where LCC and LCL are on the transmitting side, and parallel (P) is on the receiving side.
Moreover, S-CLC [94], CCL-S [95], LCL-S [96], and LCC-LCC [18,97–99] are discussed. Double-sided
LCC-compensated WPT (multi-LCC on the transmitter side) is presented in [100], and LCL-LCL is
given in [101]. Some commonly used hybrid topologies in the research work are displayed in Figure 5.
Lp and LS are the primary and secondary inductances, respectively.
 
(a) 
 
(b) 
 
(c) 
 
(d) 
Figure 4. The basic topologies: (a) Series-Series (SS); (b) Series-Parallel (SP); (c) Parallel-Series (PS); (d)
Parallel-Parallel (PP).
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Figure 5. Cont.
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Figure 5. Hybrid compensation topologies: (a) S-CLC; (b) S-LCL; (c) CCL-S; (d) LCL-S; (e) LCC-LCC;
(f) LCL-LCL; (g) LCC-P; (h) LCL-P; (i) LCC-S; (j) S-LCL; (k) Double-Sided LCC.
3.2. Review of Different WPT Systems Based on Topology and Application Type
Table 1 gives a comparison between different WPT systems based on the compensation topologies
and application type (electric vehicles). The systems are easily compared considering some criteria,
such as transferred power, frequency, resonators’ dimensions, and transferring distance. In this table,
f 0 is the resonant frequency, k is the coupling coefficient, and RL is the load value. In addition, N1 and
N2 are the number of turns for primary coils and secondary coils, respectively. D1 and D2 are the
length (or diameter) and width (or diameter) of the transmitter and receiver coils, respectively. Finally,
Pout is the output power and Vout is the output voltage. Table 2 reviews the WPT systems that are used
in dynamic charging for EVs application.
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In PS-compensated WPT, the reactive current of the current-fed resonating converter circulates
inside the parallel resonant tank without going through the switching system. Therefore, the current
rating of the switching devices is reduced, and the conduction loss is reduced for a given power
level. This topology has a high voltage stress on the inverter switches, especially for high power
loads, and it becomes worse when the coupling coefficient is low. CCL-S is an example of hybrid
topologies; as shown in Figure 5c, it has an extra series capacitor on the primary side, which
leads to a lower switching loss compared to the parallel LC-S. Parallel LC-compensated WPT is
preferred for low voltage gain applications. However, for higher voltage gain, CCL is preferred.
S-CLC topology, which is shown in Figure 5a, provides an easier achievement of ZPA. In Figure 5k,
the double-sided LCC-compensated topology was illustrated, and a continuous dynamic WPT charging
system was introduced.
The output current and output voltage of SS, S-LCL, S-CLC, and SP compensation topologies are
inversely proportional to the mutual inductance, and the output power is inversely proportional to the
square of the mutual inductance. Regarding double-sided LCL, as well as double-sided LCC, LCL-S,
LCL-P, PS, and PP compensation topologies, the output current and output voltage are proportional to
the mutual inductance, and the output power is proportional to the square of the mutual inductance.
Based on that, the design method of these topologies can be determined. Consider two cases. The first
is an SS-compensated WPT system, which is designed to transfer a nominal power at the maximum
mutual inductance, and means perfectly aligned coils. At the maximum mutual inductance, the input
voltage and efficiency of the SS topology will be higher, and the current will be lower. The second is an
LCC-compensated WPT system, which is designed at the minimum mutual inductance, and means a
maximum misalignment between resonators.
Finally, at high-frequency circuits, there arises an impedance matching problem, where the circuit
components gain a non-resistive aspect. To achieve maximum power transfer efficiency, the circuit
must be impedance matched to minimize these effects [106,107]. Some impedance-matching methods
were proposed, such as employing the impedance inverter only at the receiver side [108], and using a
dual-band resistance compression network (RCN) as a matching network [109].
4. The Resonator Structure
Figure 6 shows the research work related to the resonator structure (geometry) including several
categories, such as planar coil, 3D structures, tracks/rail, coils with cores, and the type of used
materials, etc. In addition, the suitable application type for each structure is given, and the frequency
ranges for some of these geometries are provided.
WPT Geometry 
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mitigation  
- circular
- Square 
- Spiral for PCB
Cavity structure 
Omnidirectional
Bowl-shaped 
-E-pickup  
-U-pickup 
-I-core 
transmitter
-U-core/ T-core 
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effect on the geometry   
Quality factor 
Frequency  
Number of coils (Two-coil  resonance/
three-coil  resonance, etc.) 
Number of phases (single-phase/ three-
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Figure 6. Classifications of resonator structure.
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4.1. Shape of the Resonator
Different studies have been investigated based on the shape of resonators. They are classified as
follows:
• Flat/planar-shaped coils, such as rectangular-shaped structure [89,98,110,111], octagonal
resonator [101], and a double D coil (DD) [112]. In addition, defected ground structure (DGS)
is presented in [113,114]. DGS means a “defect” has been integrated on the ground plane of
a microwave planar circuit; this DGS technique is adopted to improve various parameters
of a microwave circuit, such as low gain and narrow bandwidth [115]. Moreover, circular
coils [116,117] and square coils [99,118,119] are discussed. There are planar printed spiral coils
(PSC) [120–123] as well, the WPT system in the printed circuit board (PCB) [124–127], pancake
coils [128], and planar shielded-loop resonators [129].
• Three-dimensional (3D) geometries are investigated, such as for instance, bowl-shaped transmitter
coils [28], which are used for charging hearing aids, cylindrical coils [80], helix loop resonators [130–
133], and conical coils [134]. In [135,136], the three-dimensional resonant cavity is presented,
which offers a good way of charging multiple devices simultaneously. An orthogonal winding is
discussed in [137], and a cylindrical cavity is given in [138]. In [139–142], the authors proposed an
omnidirectional WPT system, and in [143], the authors discussed a ball joint structure.
• Coils’ materials are discussed, for example, a receiver coil made of aluminum is used in [125].
In [144], the authors proposed a helical-type coil made of superconductors in order to increase
the quality factor of the coils. In [145], the authors applied an MCR WPT system (planar textile
resonators, or PTRs) to wearable consumer electronics by using flexible materials.
• Coils with cores are given, such as dipole-type coils [64], which presented a WPT prototype that
is capable of transferring the power up to a 5-m distance. For charging vehicles, buses, trams, and
trains, long-track transmitter and short-individual tracks are used [16,17,90]. Moreover, E-core
and U-core types are discussed [94,146].
Other structures were presented, for example, multiple-input multiple-output structures
(MIMO) [147,148], a wirelessly powered cage system [149], transparent electrode resonators [150],
domino-resonator systems [151–153], and dual-layer nested structures [154]. Moreover, the three-phase
system [16,35,155] found its way to the wireless charging technology through some real applications.
Finally, an L-shape transmitter was discussed in [156].
Most of the resonators are coreless, which means no iron losses (hysteresis loss, eddy current).
However, the quality factor, and thus the efficiency, will be low. To overcome this problem, there are
three options. The first is increasing the mutual inductance by changing the geometry or increasing the
number of turns and adding ferrites. However, in some cases, ferrite cannot be added due to cost and
space limitations. The second is increasing the frequency, but it could be limited by the switching speed
of the semiconductors, and it might cause more switching losses. The third is using multi-transmitter
WPT systems, but resonant inverters with different power rates are required.
Table 3 presents projects related to the defected ground structure (DGS). The defected ground
structure (DGS) can operate at high frequencies, for example, the spiral-strips DGS operates at 50 MHz,
which provides a high-quality factor and introduces a structure that mitigates the problem of a low
self-inductance that is given by H-shaped DGS. Compared to H-shaped DGS, the semi-H-shaped DGS
shows a better efficiency and greater transferring distance even if they have the same size. In Table 4,
the three-dimensional resonant structures are reported and compared. Cylindrical, helical, and cavity
structures are used to provide power for some applications, such as hearing aids, LEDs, and toys.
Table 5 displays studies related to flat structure, in which the power transferring distance is almost
twice the radius/width of the coil, and the power range is within several watts to several dozen watts
of power. Table 6 gives two cases of WPT systems using coils with cores. Several core types are used,
especially in EV charging applications. Table 7 reports research works on domino resonator systems
for low-power applications.
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The circular, spiral circular, square, and rectangular geometries are widely used due to their
simple design and low manufacturing cost. To give a clearer picture of the circular and rectangular
coils, new classifications (concluded from the above-mentioned tables) are presented in Tables 8 and 9,
respectively. Comparing the size of the coils, the transferring distance, and the operating frequency,
the systems will show approximate results.
Table 8. Research work on circular structures.
Case 1 2 3 4 6
A/S/iC A/2C S/2C S/2C A/2C S/2C
Topology SS LCL-S LCC-S SP LCC-LCC SS
Size D1/D2
mm
500/400 226/226 500/500 600/300 220/220
Gap mm 200 100 200 150 240
Frequency 85 kHz 140 kHz 20 kHz 85 kHz 200 kHz
Efficiency 95% 93% 93% 92.6% 85%
Note: A: asymmetrical system; S: symmetrical system; C: coil; i: number of coils.
Table 9. Research work on rectangular structures.
Case 1 2 4
A/S S A S
Topology LCC-LCC LCC-LCC S-SP
Size mm2 800 × 600 600 × 450400 × 300 500 × 600
Gap mm 200 150 100
Frequency kHz 79 85 40
Efficiency 96% 95.5% 95.2%
In EV charging application and due to space limitations, some structures, such as the helix,
omnidirectional, cavity, or conical, cannot be used. However, the resonators are designed as spiral
or planar coils. These geometries are printable and easy to implement at a low cost. Moreover,
the dynamic charging systems are used, and according to the track length, they can be divided into two
categories. The first is the long-track transmitter, which can charge multiple vehicles simultaneously.
This system is simple and has a low number of components. The online electric vehicle (OLEV) with a
maximum charging power up to 100 kW is one example. However, this design has a low efficiency
of 74%. The second is the short-individual transmitter, where the length of the transmitter is usually
within 1 m. In this system, each transmitter has a compensation circuit. Therefore, multiple short
transmitters are arranged in an array to make a tracking lane, and the transmitters can be excited based
on the location of the receiver. This structure is considered flexible, but requires a large number of
circuit components and converters.
There are other architectures used in EVs; for example, in [104], the Oak Ridge National Laboratory
(ORNL) presented an in-motion charging system for EVs/PHEVs, which transfers the power to a
moving receiver coil as it passes over two transmitting coils connected in series. In this system, the coil
design depends on jacketed Litz cable coils over a structure of soft ferrite. The Research Centre for
Energy Resources and Consumption (CIRCE) in Spain proposed a receiver, which is longer than the
transmitter [157]. In [105], the influence of the difference of the ratio between the receiver length and
the transmitter length is investigated. The structure is a couple of unipolar square-shaped pads made
of a copper coil, and a metallic plate, which represents the floor of the vehicle chassis, was placed
25 cm above the transmitter. In [158], the authors presented an overview of the current studies related
to automotive applications, such as Korea Advanced Institute of Science and Technology (KAIST)
projects on an OLEV bus, HalolPT, which developed IPT solutions in a power range of 3.3–20 kW,
and WiTricity (MIT), which proposed a 3.3-kW system that has been proven. In addition, Plugless
Power is a 3.3-kW IPT stationary charger, which was developed by Evatran and Bosch.
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Based on the number of phases, WPT systems can be divided into two sections: single-phase
systems and three-phase systems. The three-phase WPT systems that operate at symmetrical
conditions and similar phase currents have two essential benefits compared to the single-phase
systems: they have higher power level and better far-field EMC performance due to the three magnetic
fields’ superposition. In addition, they have very small power ripples on the DC output [159].
The three-phase WPT system found its way to some practical applications, for example, in [16],
authors proposed a three-phase WPT system, which has six overlaid power lines and ended in
two Y-points; each power line is symmetrical from its center, as a result, it can reduce the leakage
magnetic field. In [35], the authors proposed a three-phase WPT, which can be used in recharging
AUVs. A continuous charging system without onboard batteries was proposed [49]. In this system,
charging the batteries along roadways is not required. Therefore, there was no need for complicated
pickup structures. For heavy-duty applications, a tuning approach for the three-phase WPT with
a long track is presented [160]. There are some high power three-phase WPT systems in operation,
such as the Brunswick and Berlin buses with a maximum power of 200 kW based on Bombardier
PRIMOVE technology.
4.2. Size and Number of the Resonators
Comparing the transmitter and receiver coils according to their size, they can be either symmetrical
or asymmetrical. The first one is the symmetrical coils, where the transmitter and the receiver coils
have the same size [94,110,117]. However, in the asymmetrical coils, the transmitter and receiver coils
have a different size [80,118,136]. WPT systems can be categorized according to the number of coils, as
shown in Figure 7, where they can be classified as follows: two-coil structure (2C) [64,113], three-coil
structure (3C) [116,132], four-coil structure (4C) [119,122], and multi-coil structure (MC) [136,151,152].
The strongly coupled magnetic resonance (SCMR), which is a 4C system, is classified into four
systems [161]: a standard SCMR system, a conformal SCMR (CSCMR system), a 3D SCMR, and a
hybrid SCMR (HSCMR). Generally, the two-coil system saves more space than the other systems.
However, the three-coil or four-coil systems allow transferring higher power for a longer distance.
 
(a) 
 
(b) 
Figure 7. MCR WPT structure based on the number of the coils: (a) Four-coil MCR WPT; (b) Three-coil
MCR WPT.
The multi-coil system is capable of charging multiple devices simultaneously. A WPT system
that consists of a single transmitter and multiple receivers is investigated [32], and considered the
influence of load and mutual inductance (the position of receivers) on the efficiency. A multi-coil
transmitter array is employed to boost the power gain, which in turn allowed the application of very
small receivers at a quite far distance [77]. A power transfer from a single source coil to multiple
receivers through MCR WPT was demonstrated [162]. In addition, a WPT system based on the resonant
cavity is proposed [136], and provided an efficient power delivery to many receivers simultaneously
in an enclosed 3D volume of space (charging multiple toys that are placed randomly in a box or
charging multiple LEDs). WPT systems based on the resonant cavity have the potential to enable a
wide variety of new applications in many medical and industrial fields. However, this system has
a problem in distributing the power uniformly to many receivers, especially in wearable devices or
IMDs. To overcome this issue, a selective technique for smart power delivery to multiple receivers
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is presented [163]. The method allows transferring the power to one receiver coil among multiple
receivers by separating the resonant frequencies of the receivers, and isolating the cross-coupling
effects between the coils.
4.3. Loop Inductance
Table 10 provides the self-inductance formula for some resonator shapes, such as square,
rectangular, circular, and so on [164,165]. Table 11 gives layout dependent factors (xi) for on-chip spiral
inductors, such as square, hexagonal, octagonal, and circular [124].
Table 10. The inductance of different coreless loops.
Resonator Type Inductance Comments
Straight conductor
μ0
2π
[(
ln 2la
)
− 34
] l: Length, a: radius of the
conductor.
Square loop
2N2 μ0μrwπ
[(
ln wa
)− 0.774]Where
N: The number of turns.
μr: Relative permeability.
W
W
Rectangular loop N2 μ0μrwπ
⎡⎢⎢⎣
−2(w + h) + 2√h2 + w2−
h ln
(
h+
√
h2+w2
w
)
− w ln
(
w+
√
h2+w2
h
)
+
h ln
(
2h
a
)
+ w ln
(
2w
a
)
⎤⎥⎥⎦
W
h
Circular
N2μ0μrR
[
ln
(
8R
a
)
− 2.0
]
R: radius
R
Equilateral triangle N2 3μ0μrs2π
[
ln
( s
a
)− 1.405] SS
S  
Pancake coil (flat spiral coil)
(
N2 A2
)
/(30A − 11Din) where:
A = (Din + N(w + s))/2
W: the wire diameter. S: the
separation between two turns.
Do: Outer diameter 
Din: Inner 
diameter 
S W
 
Square spiral coil
27.10−10
(
D8/3
P5/3
)(
1 + R−1
)5/3
where R = P/q
q: thickness, P: the separation
between turns.
D
P
q
 
On-chip inductor spiral loops L-
(nH) [124]
N2 x1Daveμ02
[
ln
(
x2
ϕ
)
+ x3.ϕ + x4.ϕ2
]
where:
Dave = (dout + din)/2
ϕ = (dout − din)/(dout + din)
xi—Factors from (layout
depending, it is given in Table 11)
Dout: 
outer 
diameter 
Din
W
ϕ—Fill factor
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Table 11. Layout dependent factors.
Layout x1 x2 x3 x4
Square 1.27 2.07 0.18 0.13
Hexagonal 1.09 2.23 0 0.17
Octagonal 1.07 2.29 0 0.19
Circular 1 2.46 0 0.2
Coil design is a basic step in WPT systems, since it determines the level of power transfer,
efficiency, and the overall performance [104]. Therefore, the inductance is considered one of the most
significant factors in the WPT system. The inductance depends on the coil geometry, which includes
the size of the resonator, cross-sectional area, length, and number of turns, in addition to the separation
between turns and thickness or width of copper.
4.4. Operating Frequency Effects on the Design of Coil Structure
An ideal inductor can be modeled as an inductance with no resistance, capacitance, or energy
dissipation. On the other hand, for real inductors, as shown in Figure 8, the above-mentioned
components are inevitable. The wire has a resistance (Rac) and losses in the core materials. In addition,
there are parasitic capacitances (Cself) caused by the electric field between the turns. The parasitic
capacitance with the self-inductance can determine the self-resonant frequency (SRF) of the coil.
At high frequencies, the effect of these factors will be obvious, and the AC resistance value will increase
due to the skin effect. Therefore, the quality factor of the coils will drop. Due to high frequency,
the current will be concentrated near the surface of the copper conductor, and as a result, the power
loss will increase and cannot be ignored [166].
C
L
R
 
Figure 8. Equivalent circuit of the real inductor.
The inductance and skin effect are given as follows [162]: R = r.N/dσδ, δ = 1/
√
πσμ f (m),
respectively. In the previous equations, r is the radius of the coil, d is the radius of the wire, and σ is the
conductivity; for copper, σ = 5.8 × 107 (S/m) and μ0 = 4π × 10−7 (H/m). Figure 9 presents a copper
conductor with a 0.5-mm radius. When the frequency increases, the skin effect will be clearer. In order
to reduce the AC resistance and power losses, Litz wires (multi-strand wires) are used to wind the
coils. Based on the operating frequency range, the required diameter, and the number of wire gauge of
the Litz wire can be determined [146]. In addition, superconducting materials were used to decrease
the resistance and achieve a high-quality factor [144].
 
(a) 
 
(b) 
Figure 9. Cont.
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(c) 
Figure 9. Skin effect (done by ANSYS Electronics 19.0.0; Canonsburg, PA, USA; 2018): (a) 60 Hz; (b)
20 kHz; (c) 85 kHz.
Finally, the frequency-splitting issue is a key point of an MCR WPT system. When moving
the resonators toward each other gradually, the coupling between them becomes stronger, and if
they are close enough, the resonant frequency will change. As a result, the transferred power drops
sharply [167]. To clarify this case, Figure 10 shows two spherical structures for a WPT system, where the
transmitting coil Tx is in blue, and the receiving coil Rx is in orange (the spherical joint structure
for a WPT will be discussed in the seventh section). The coil windings are wound in different ways.
In Figure 10a, Tx and Rx are located opposite to each other, and the coupling coefficient will be k = 0.089.
Figure 10b displays the efficiency at the resonant frequency (500 kHz). In Figure 10c, Tx and Rx coils
are wound in the same direction as the hemispherical structures. As a result, this model will have a
short transferring distance, and the coupling coefficient will be high k = 0.54. Figure 10d illustrates the
efficiency at the resonant frequency (500 kHz).
 
(a) 
 
(b) 
 
(c) 
 
(d) 
Figure 10. Efficiency at the resonant frequency (500 kHz) for two spherical structures. (a,b) k = 0.089;
(c,d) k = 0.54.
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To deal with the frequency-splitting issue and power transfer degradation, several methods are
presented, such as an adaptive frequency tracking method, which changes the frequency in the strongly
coupled region [168]. Instead, the frequency-splitting issue is suppressed by switchable configurations,
such as for example, a switchable capacitor array [169], alternative multiple loops [170,171], and
various load resistances [172].
5. Misalignment Study
In order to get a higher power transfer efficiency (PTE), the alignment between the WPT resonators
should be perfect. However, the coils are usually misaligned [119]. There are several types of
misalignment between the coils, which include the following. (1) In lateral (horizontal) misalignment,
the coils are located in parallel planes, but they are offset by distance Δx. (2) In angular misalignment,
the receiver coil is moved by an angle ϑ while the centers of the transmitter and receiver coils are well
aligned [173]. (3) In vertical variation, the receiving coil moves vertically. (4) In planar misalignment,
Tx and Rx are in parallel, and Rx rotates around the center point, but keeps the same transferring
distance. (5) In angular azimuth misalignment, the transmitter is fixed, and the receiver rotates around
the z-axis in the x-y plane from ϕ = 0◦ to ϕ = 360◦. (6) In angular elevation misalignment, the receiver
rotates around the x-axis in the y-z plane from θ = 0◦ to θ = 360◦, and the transmitter is fixed [161].
Figure 11 displays different types of misalignment. This figure has shown a circular resonator to
present misalignment types. However, the same misalignments apply to other structures as well, such
as rectangular, square, and hexagon.
 
(a) 
 
(b) 
 
(c) 
d e f
Figure 11. Types of misalignments: (a) Vertical variation; (b) Planar; (c) Angular; (d) Lateral (horizontal);
(e) Planar and horizontal; (f) Angular horizontal.
Table 12 compares between different misalignments considering the coil structure and
misalignment effect; some notes related to each type are given in comments.
The misalignment differs randomly under different situations and different application types. As a
result, several parameters may change during the process, such as the mutual inductance, the efficiency,
and output power. During the EV’s charging, if there is imperfect parking, the transmitter and receiver
coils will be misaligned. The transmitter coil is fixed on/under the ground, and the receiver is mounted
on the bottom of the vehicle. In IMDs applications, if the patient breathes, the air gap of the WPT
will change. Therefore, it is important to predict the misalignment tolerance of the WPT system in
different applications. In addition, the system needs good controllability and optimization to deal with
its parameter variations.
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Table 12. Misalignment types: a review. SCMR: strongly coupled magnetic resonance. HSCMR: hybrid
SCMR. CSCMR: conformal SCMR.
Case
The Resonator
Structure
Misalignment
Type
The Effect of Misalignments Comments
[173] Circular spiral coil Lateral/Angular The values of output voltagedecrease with the misalignment.
According to the test, even if the
lateral and angular misalignments
happen. The efficiency at a 5 cm
distance is up to 50%.
[161] Circular
Lateral/Angular
azimuth/Angular
elevation
The proposed structures: 3D
SCMR, HSCMR, and CSCMR are
less sensitive to the misalignments
than the standard SCMR system.
The system achieves an efficiency
of 40% for the entire range of 360◦
in case of the angular
misalignment.
[1] Helical
Lateral/Angular
general (angular
horizontal)
M = x (Δ, α). N2: M is the mutual
inductance, which increases
linearly depending on the square
of the coil turns.
x (Δ, α) is a variable coefficient
that depends on the lateral
misalignment Δ, and the angular
misalignment α.
The average value of the slope is
(0−10 cm, 0~50◦).
[99] Double D (DD)bipolar pads Horizontal
The efficiency is higher than 90%,
even at a large misalignment in
the x-direction.
For EV application, the
x-misalignment is door-to-door,
and the y-misalignment is front to
rear.
[95] UU type Horizontal/Vertical
The self-inductance of the pads
changes slowly with the
misalignment of the coils, but the
mutual inductance changes fast.
The current-fed compensation
topology is a practical solution for
WPT.
[132] Helical coils Angular
Compared to the
single-transmitter WPT system,
the proposed system gives a
higher power transfer efficiency
during the angular aligned and in
case of the angular misaligned.
The paper proposed a
multiple-transmitter WPT, which
provides a power transfer
diversity.
[113] H-shaped DGS andsemi-H-shaped
Horizontal
shift/Coaxial
orientation
Compared to H-shaped DGS, the
semi-H-shaped DGS is more
robust to misalignments.
These features boost the usage of
the semi-H-shaped DGS in WPT
applications.
[117] Circular spiral coil Angular
The case of a fixed frequency
undergoes the same trend of
process from the over coupled to
critically coupled, and then under
coupled system.
The receiver unit is placed on the
axis at a fixed transferring
distance of 50 cm.
[110] Rectangular Forward direction
Compared with SP-compensated
WPT, the S/SP-compensated WPT
is more robust to the
misalignment.
The range of the output voltage of
the SP-compensated WPT is
almost double that of the
S/SP-compensated WPT,
6. EMI and EMF Diagnostics in the WPT System
The electromagnetic spectrum includes two sectors. They are as follows. The first is the
non-ionizing area, which means the energy of the waves is too low to ionize tissues. The second is the
ionizing radiation area. MCR WPT products use electromagnetic waves within the non-ionizing area
of the electromagnetic spectrum.
6.1. WPT-Related Standards, Including the Safety Issues
Regarding safety issues linked to WPT usage, there are two serious issues. The first is that
long-term exposures to time-varying EMFs can harm the human body. Therefore, the International
Commission on Non-Ionizing Radiation Protection (ICNIRP), expert groups, and the World Health
Organization (WHO) have documented and issued some guidelines to ensure the safety of the human
body. The second is a wide range of harmonics generated by inverters, which in turn create EMI issues
on the other electronic devices’ operations. Therefore, it is important to suppress EMF and EMI in the
WPT system [174].
Based on the obvious risks that are caused by using the WPT charging systems, it is necessary to
regulate the usage of the WPT systems. Therefore, many recommendations, standards, and guidelines
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were issued. Table 13 provides a comprehensive review of WPT-related standards and guidelines that
were issued by different international organization around the world. For example, in order to protect
against any known health effects, the ICNIRP has published guidelines for maximum exposure limits.
They consist of the publications from 1998 (0 Hz–300 GHz) and 2010 (0 Hz–100 kHz).
Table 14 presents the near-field WPT systems, including the frequency and power ranges under
study in non-ISM bands for Japan and South Korea.
It is inevitable for the electrical circuits and the human body that are close to the WPT system
to be under the influence of EMI emissions or exposure to EMFs. Therefore, it is essential to regulate
the deployment of the WPT system to ensure the safety of the consumers and electrical components.
The standards differ from one country to another. Therefore, the WPT system can be categorized based
on the frequency, power, transferring distance, and application type. As a result, the WPT system is
handled as normal equipment that follows specific restrictions, or it is considered an important case
that follows tighter restrictions.
461
Electronics 2018, 7, 296
T
a
b
le
1
3
.
C
om
p
re
he
ns
iv
e
re
vi
ew
of
W
P
T-
re
la
te
d
st
an
d
ar
d
s
an
d
gu
id
el
in
es
.
E
M
F:
el
ec
tr
om
ag
ne
ti
c
fi
el
d
,E
U
:E
u
ro
p
ea
n
U
ni
on
,I
C
P
T:
in
d
u
ct
iv
e
co
u
p
le
d
p
ow
er
tr
an
sf
er
,U
SA
:U
ni
te
d
St
at
es
.
S
ta
n
d
a
rd
s
S
u
b
st
a
n
d
a
rd
C
o
u
n
tr
y
F
re
q
u
e
n
cy
/P
o
w
e
r
A
p
p
li
ca
ti
o
n
/C
o
m
m
e
n
ts
F
e
d
e
ra
l
C
o
m
m
u
n
ic
a
ti
o
n
s
C
o
m
m
is
si
o
n
(F
C
C
)
K
D
B
68
01
06
Pa
rt
15
B
an
d
pa
rt
18
A
bo
ve
9
kH
z
ar
e
co
ns
id
er
ed
in
te
nt
io
na
l
ra
di
at
or
s.
R
ad
io
fr
eq
ue
nc
y
(R
F)
ex
po
su
re
w
ir
el
es
s
ch
ar
gi
ng
ap
ps
(w
ir
el
es
s
ch
ar
ge
rs
,i
nd
uc
ti
ve
ch
ar
ge
rs
,a
nd
w
ir
el
es
s
ch
ar
gi
ng
pa
ds
).
S
o
ci
e
ty
o
f
A
u
to
m
o
ti
v
e
E
n
g
in
e
e
rs
(S
A
E
)
SA
E
J2
95
4/
J2
83
6/
6™
J2
84
7/
6-
J2
93
1/
6
U
SA
J2
95
4™
EV
s
an
d
PH
EV
s
us
e
85
kH
z
ba
nd
.
W
ir
el
es
s
ch
ar
gi
ng
ta
sk
fo
rc
e,
sp
ec
ifi
c
us
e
ca
se
s,
an
d
sp
ec
ifi
c
pr
ot
oc
ol
s.
C
IS
PR
SC
-B
H
ou
se
ho
ld
ap
pl
ia
nc
es
,i
gn
iti
on
sy
st
em
s,
an
d
flu
or
es
ce
nt
la
m
ps
.
T
h
e
In
te
rn
a
ti
o
n
a
l
S
p
e
ci
a
l
C
o
m
m
it
te
e
o
n
R
a
d
io
fr
e
q
u
e
n
cy
In
te
rf
e
re
n
ce
(C
IS
P
R
)
C
IS
PR
11
:2
01
5
Fr
om
9
kH
z
up
w
ar
ds
,C
IS
PR
11
ra
ng
e
is
15
0
kH
z
up
to
1
G
H
z.
Po
w
er
el
ec
tr
on
ic
s
in
th
e
in
du
st
ri
al
,s
ci
en
tifi
c
an
d
m
ed
ic
al
fr
eq
ue
nc
y
ba
nd
(I
SM
ba
nd
):
R
F
eq
ui
pm
en
tu
se
d
in
W
PT
.
In
te
rn
a
ti
o
n
a
l
E
le
ct
ro
te
ch
n
ic
a
l
C
o
m
m
is
si
o
n
(I
E
C
)
IE
C
61
98
0-
1:
20
15
,I
EC
62
82
7-
2:
20
17
,I
EC
PA
S
63
09
5-
1:
20
17
(E
)
Fo
r
IE
C
PA
S
63
09
5-
1:
20
17
(E
)b
as
el
in
e
po
w
er
pr
ofi
le
s
ar
e
(≤
5
W
)a
nd
ex
te
nd
ed
po
w
er
pr
ofi
le
is
(≤
15
W
).

IE
C
61
98
0-
1:
20
15
:G
en
er
al
re
qu
ir
em
en
ts
fo
r
EV
W
PT
.

IE
C
62
82
7-
1:
20
16
:j
us
ti
fie
s
va
ri
ou
s
fu
nc
ti
on
s
of
W
PT
sy
st
em
.

IE
C
62
82
7-
2:
20
17
:C
on
tr
ol
m
an
ag
em
en
to
f
m
ul
ti
pl
e-
de
vi
ce
W
PT
.

IE
C
PA
S
63
09
5-
1:
20
17
(E
):
Q
iW
PT
an
d
in
te
rf
ac
e
de
fin
it
io
ns
.
In
te
rn
a
ti
o
n
a
l
O
rg
a
n
iz
a
ti
o
n
fo
r
S
ta
n
d
a
rd
iz
a
ti
o
n
(I
S
O
)
IS
O
PA
S
19
36
3,
20
17
-1
-1
,
(I
SO
/N
P
19
36
3
un
de
r
de
ve
lo
pm
en
t)
C
lo
se
sy
nc
hr
on
iz
at
io
n
w
ith
IE
C
61
98
0
an
d
SA
E
J2
95
4.

M
ag
ne
ti
c
fie
ld
W
PT
,s
af
et
y,
an
d
in
te
ro
pe
ra
bi
lit
y
re
qu
ir
em
en
ts
.
In
te
rn
a
ti
o
n
a
l
C
o
m
m
is
si
o
n
o
n
N
o
n
-I
o
n
iz
in
g
R
a
d
ia
ti
o
n
P
ro
te
ct
io
n
(I
C
N
IR
P
)
IC
N
IR
P
19
98
IC
N
IR
P
20
09
IC
N
IR
P
20
10
In
te
rn
at
io
na
l
EM
Fi
el
d:
(1
H
z–
10
0
kH
z)
/2
01
0
(1
H
z–
30
0
kH
z)
19
98
.

G
ui
de
lin
e
fo
r
lim
it
in
g
th
e
ex
po
su
re
to
el
ec
tr
ic
fie
ld
s
an
d
m
ag
ne
ti
c
fie
ld
s,
w
hi
ch
va
ry
by
ti
m
e.

IC
N
IR
P
20
10
re
pl
ac
es
th
e
lo
w
-f
re
qu
en
cy
pa
rt
of
th
e
19
98
gu
id
el
in
es
.
E
u
ro
p
e
a
n
T
e
le
co
m
m
u
n
ic
a
ti
o
n
S
ta
n
d
a
rd
s
In
st
it
u
te
(E
T
S
I)
ET
SI
EN
30
3
41
7
V
1.
1.
0
(2
01
7-
9)
.
EU
Fo
r
W
PT
sy
st
em
s
th
at
us
e
fr
eq
ue
nc
y
ot
he
r
th
an
R
F
be
am
,a
nd
it
ha
s
in
ve
st
ig
at
ed
ra
ng
es
:
[1
9–
21
kH
z,
59
–6
1
kH
z,
79
–9
0
kH
z,
10
0–
30
0
kH
z,
an
d
67
65
–6
79
5
kH
z]
.
H
ar
m
on
iz
ed
st
an
da
rd
,w
hi
ch
co
ve
rs
th
e
es
se
nt
ia
l
re
qu
ir
em
en
ts
of
ar
ti
cl
e
3.
2
of
D
ir
ec
ti
ve
20
14
/5
3/
EU
.
C
C
SA
TC
9
EM
F
ev
al
ua
ti
on
m
et
ho
ds
fo
r
W
PT
an
d
EM
C
lim
it
an
d
m
ea
su
re
m
en
ts
.
C
h
in
a
C
o
m
m
u
n
ic
a
ti
o
n
S
ta
n
d
a
rd
A
ss
o
ci
a
ti
o
n
(C
C
S
A
)
Y
D
/T
26
54
-2
01
3
C
hi
na
Pa
rt
1:
G
en
er
al
;p
ar
t2
:T
ig
ht
ly
co
up
le
d
(I
C
PT
);
an
d
pa
rt
3:
R
es
on
an
ce
w
ir
el
es
s
po
w
er
tr
an
sf
er
(M
C
R
W
PT
).
R
eq
ui
re
m
en
ts
an
d
te
st
m
et
ho
ds
of
EM
C
of
W
PT
eq
ui
pm
en
t.
462
Electronics 2018, 7, 296
T
a
b
le
1
3
.
C
on
t.
S
ta
n
d
a
rd
s
S
u
b
st
a
n
d
a
rd
C
o
u
n
tr
y
F
re
q
u
e
n
cy
/P
o
w
e
r
A
p
p
li
ca
ti
o
n
/C
o
m
m
e
n
ts
A
R
IB
ST
D
-T
11
3
(2
01
5)
6.
78
M
H
z-
ba
nd
M
C
R
W
PT
fo
r
m
ob
ile
,
40
0
kH
z–
ba
nd
fo
r
C
PT
.E
V
/P
H
EV
W
PT
sp
ec
tr
um
:
(4
2
kH
z~
48
kH
z,
52
kH
z~
58
kH
z,
79
~9
0
kH
z,
an
d
14
0.
91
~1
48
.5
kH
z)
.P
ow
er
:3
kW
an
d
7.
7
kW
.
St
ud
y
fo
r
W
PT
sp
ec
tr
um
fo
r
al
lt
he
ap
pl
ic
at
io
ns
an
d
te
ch
no
lo
gi
es
.

C
PT
sy
st
em
.

M
C
R
W
PT
us
in
g
6.
78
M
H
z
fo
r
m
ob
ile
an
d
po
rt
ab
le
de
vi
ce
s.

M
ag
ne
tic
in
du
ct
io
n
W
PT
fo
r
ho
m
e
ap
pl
ia
nc
es
an
d
of
fic
e
eq
ui
pm
en
t.

W
PT
fo
r
EV
/P
H
EV
.
A
ss
o
ci
a
ti
o
n
o
f
R
a
d
io
In
d
u
st
ri
e
s
a
n
d
B
u
si
n
e
ss
e
s
(A
R
IB
);
B
ro
a
d
b
a
n
d
W
ir
e
le
ss
F
o
ru
m
(B
W
F
)
BW
F
TR
-0
2
Ed
it
io
n
1.
0/
20
16
Ja
pa
n
10
0
kH
z,
10
0–
50
0
kH
z,
an
d
6.
78
M
H
z.

A
ss
es
sm
en
to
n
EM
Id
ue
to
W
PT
sy
st
em
s.
T
e
le
co
m
m
u
n
ic
a
ti
o
n
T
e
ch
n
o
lo
g
y
A
ss
o
ci
a
ti
o
n
(T
T
A
)
TT
A
R
-0
6.
16
2
(1
9/
11
/2
01
5)
K
or
ea
Fo
r
EV
in
20
11
,O
LE
V
(1
9
kH
z~
21
kH
z
an
d
59
kH
z~
61
kH
z)
.N
or
m
al
Po
w
er
:1
00
kW
.F
re
qu
en
cy
:1
3.
56
M
H
z
ba
nd
is
us
ed
fo
r
3D
gl
as
se
s
W
PT
.

Ef
fic
ie
nc
y
m
ea
su
ri
ng
m
et
ho
ds
fo
r
W
PT
an
d
he
av
y
du
ty
EV
s.

M
C
R
W
PT
(m
ag
ne
ti
c
re
so
na
nc
e)
.

W
PT
(m
ag
ne
ti
c
in
du
ct
io
n)
.
A
ll
ia
n
ce
fo
r
W
ir
e
le
ss
P
o
w
e
r
(A
4
W
P
)
A
4W
P
st
an
da
rd
s
Es
ta
bl
is
he
d
in
20
12
(S
am
su
ng
,
Q
ua
lc
om
m
an
d
ot
he
rs
)
6.
78
M
H
z
fo
r
po
w
er
tr
an
sf
er
an
d
2.
4
G
H
z
fo
r
th
e
co
nt
ro
ls
ig
na
ls
.

M
ag
ne
ti
c
re
so
na
nc
e
W
PT
.

A
4W
P
an
d
PM
A
ha
ve
m
er
ge
d
to
fo
rm
in
du
st
ry
-l
ea
di
ng
or
ga
ni
za
ti
on
fo
r
w
ir
el
es
s
ch
ar
gi
ng
st
an
da
rd
s.
W
ir
e
le
ss
P
o
w
e
r
C
o
n
so
rt
iu
m
Q
i
(W
P
C
)
Q
is
ta
nd
ar
ds
Ve
rs
io
n
1.
0.
Ve
rs
io
n
1.
1.
In
du
st
ry
gr
ou
p,
si
nc
e
20
08
R
an
ge
:1
10
kH
z–
20
5
kH
z.
Lo
w
po
w
er
in
th
e
ra
ng
e
of
(0
–5
)W
.M
ed
iu
m
po
w
er
is
up
to
12
0
W
.

D
et
ai
ls
an
d
sp
ec
ifi
cs
ab
ou
tt
he
Q
iW
PC
st
an
da
rd
s.

IC
PT
sy
st
em
.

U
se
d
in
ce
ll
ph
on
e,
m
us
ic
pl
ay
er
s,
Bl
ue
to
ot
h,
et
c.
P
o
w
e
r
M
a
tt
e
rs
A
ll
ia
n
ce
(P
M
A
)
PM
A
st
an
da
rd
Fo
un
de
d
by
Pr
oc
te
r,
G
am
bl
e
an
d
Po
w
er
m
at
in
20
12
.
27
7
kH
z–
35
7
kH
z
an
d
up
to
5–
10
W
.

M
ag
ne
ti
c
in
du
ct
io
n
te
ch
ni
qu
e.

M
ob
ile
de
vi
ce
ec
os
ys
te
m
.
A
dd
it
io
na
ls
ta
nd
ar
ds
fo
r
el
ec
tr
om
ag
ne
ti
c
co
m
pa
ti
bi
lit
y
EM
C
,i
m
m
un
it
y
te
st
s
an
d
m
ea
su
re
m
en
ts
:
R
ad
ia
te
d
an
d
co
nd
uc
te
d
em
is
si
on
s—
C
IS
PR
11
.
C
om
pl
ia
nc
e
te
st
in
g
of
w
ir
el
es
s
po
w
er
tr
an
sf
er
pr
od
uc
ts
A
SN
IC
63
.3
0.
R
ad
ia
te
d
EM
im
m
un
it
y—
IS
O
11
45
1-
2:
20
15
-0
6
(E
).
463
Electronics 2018, 7, 296
T
a
b
le
1
4
.
C
ur
re
nt
an
d
on
go
in
g
st
ud
y
fr
eq
ue
nc
y
an
d
po
w
er
ra
ng
e
fo
r
W
PT
in
Ja
pa
n
an
d
K
or
ea
.P
C
s:
pe
rs
on
al
co
m
pu
te
rs
.
W
P
T
S
y
st
e
m
C
o
u
n
tr
y
F
re
q
u
e
n
cy
R
a
n
g
e
u
n
d
e
r
C
o
n
si
d
e
ra
ti
o
n
P
o
w
e
r
R
a
n
g
e
u
n
d
e
r
C
o
n
si
d
e
ra
ti
o
n
s
A
p
p
li
ca
ti
o
n
In
du
ct
iv
e
co
up
lin
g
(I
PT
):
lo
w
po
w
er
A
lr
ea
dy
in
Ja
pa
n,
K
or
ea
Ja
pa
n:
11
0
kH
z–
20
5
kH
z.
K
or
ea
:1
00
kH
z–
20
5
kH
z.
-
M
ob
ile
de
vi
ce
s,
po
rt
ab
le
de
vi
ce
s,
co
ns
um
er
el
ec
tr
on
ic
s
(C
E)
,a
nd
in
du
st
ri
al
fie
ld
s.
In
du
ct
iv
e
co
up
lin
g
(I
PT
):
hi
gh
po
w
er
Ja
pa
n
Ja
pa
n:
20
.0
5
kH
z–
38
kH
z,
42
kH
z–
58
kH
z,
an
d
62
kH
z–
10
0
kH
z.
Ja
pa
n:
Se
ve
ra
lw
at
ts
up
to
1.
5
kW
.
H
om
e
ap
pl
ia
nc
es
op
er
at
in
g
w
ith
hi
gh
po
w
er
,
an
d
of
fic
e
eq
ui
pm
en
t.
M
ag
ne
ti
ca
lly
co
up
lin
g
re
so
na
nt
(M
C
R
W
PT
)
Ja
pa
n,
K
or
ea
Ja
pa
n
an
d
K
or
ea
in
th
e
ra
ng
e
of
:(
6.
76
5–
6.
79
5)
M
H
z.
Ja
pa
n:
U
p
to
10
0
W
.
K
or
ea
:U
nl
im
it
ed
in
-b
an
d
em
is
si
on
lim
it
M
ob
ile
de
vi
ce
s,
ta
bl
et
s,
no
te
-P
C
s,
an
d
ho
m
e
ap
pl
ia
nc
es
,w
hi
ch
op
er
at
e
w
it
h
lo
w
po
w
er
.
C
ap
ac
it
iv
e
co
up
lin
g
(C
PT
)
Ja
pa
n
Ja
pa
n:
42
5
kH
z–
52
4
kH
z.
Ja
pa
n:
U
p
to
10
0
W
Po
rt
ab
le
de
vi
ce
s,
ta
bl
et
s,
an
d
ho
m
e
ap
pl
ia
nc
es
.
464
Electronics 2018, 7, 296
6.2. EMF and EMI Mitigation Methods
Some WPT charging applications have a large air gap, such as EVs, where it can reach 10–30 cm.
This creates high levels of a stray field in the coils’ vicinities, thus arises an issue regarding the
exposure to magnetic fields for people who approach the vehicle or passengers during the charging
process [175]. In [175], the authors presented a pulsed magnetic fields methodology (developed
according to the requirements of the International Commission on Non-Ionizing Radiation Protection
(ICNIRP) guidelines), the results for the assessment applied to a 20-kW IPT system for dynamic
charging of EV at the frequency of 85 kHz. The charging is performed by using several independent
transmitters (each one: 1.5 m long and 0.5 m wide). When the vehicle is above them, they will be
activated. In this direction, the authors investigated the human exposure to the EMFs by using a
computational modeling applied to a 7-kW WPT charging system at the frequency of 85 kHz [176].
In [177], two-step scaled frequency finite-difference time-domain (SF-FDTD) methods are used to
calculate the internally induced electric fields in the human body.
EMF safety can be achieved through the magnetic field level reduction in the near-field area.
Therefore, several reduction methods were presented, such as using ferrite materials [14], metallic
materials (aluminum) [178,179], and metamaterials (MM) [180–183]. Changing the pulse width of the
inverter to decrease the harmonics of the leakage electric field was presented [184]. In [185], the authors
presented three active methods that include the independent self-EMF cancelation (ISEC), the 3-dB
dominant EMF cancel method (3DEC), and the linkage-free EMF cancel method (LFEC). In addition,
the authors have reported other techniques, such as separating pickup rectifiers and magnetic mirror
methods. In [7], the authors presented a resonant reactive shield with one coil and a capacitor. In [186],
a resonant reactive shield with two coils and four capacitors was discussed. Figure 12 illustrates
the above-mentioned EMF mitigation methods. On the other hand, some EMI mitigation methods
are reported, for example, the spread spectrum clock technology (SSC) [187]. In [174], the authors
investigated an isolation inductor scheme to reduce EMI in an automotive tightly coupled handheld
resonant charging system. Moreover, EMI can be suppressed by optimizing the rise and fall times of
the output voltage in high-frequency soft-switching converters [188].
Figure 12. EMF mitigation methods.
Table 15 compares between different EMI and EMF mitigation methods, in addition to their
advantages and disadvantages.
465
Electronics 2018, 7, 296
T
a
b
le
1
5
.
E
M
F
an
d
E
M
Ir
ed
uc
ti
on
m
et
ho
d
s:
ad
va
nt
ag
es
an
d
d
is
ad
va
nt
ag
es
.3
D
E
C
:3
-d
B
d
om
in
an
tE
M
F
ca
nc
el
m
et
ho
d
,I
SE
C
:i
nd
ep
en
d
en
ts
el
f-
E
M
F
ca
nc
el
at
io
n,
LF
EC
:l
in
ka
ge
-f
re
e
EM
F
ca
nc
el
m
et
ho
d.
C
a
se
R
e
d
u
ct
io
n
M
e
th
o
d
A
d
v
a
n
ta
g
e
s
D
is
a
d
v
a
n
ta
g
e
s
N
o
te
s
[1
4]
U
si
ng
fe
rr
it
e
ba
rs
Fe
rr
it
e
ac
ts
as
a
pa
rt
ia
lm
ag
ne
ti
c
co
re
fo
r
co
up
le
d
co
ils
,
an
d
it
im
pr
ov
es
th
e
sy
st
em
pe
rf
or
m
an
ce
.
Fe
rr
it
e
ba
rs
ex
pe
ri
en
ce
hy
st
er
es
is
lo
ss
es
an
d
ha
ve
ex
tr
a
co
st
s.
In
ad
di
ti
on
,s
om
e
ap
pl
ic
at
io
ns
do
no
t
ha
ve
en
ou
gh
sp
ac
e.
LC
C
-c
om
pe
ns
at
ed
to
po
lo
gy
is
m
or
e
ef
fe
ct
iv
e
th
an
SS
-c
om
pe
ns
at
ed
to
po
lo
gy
,a
nd
it
pr
od
uc
es
a
lo
w
er
m
ag
ne
ti
c
fie
ld
in
th
e
ne
ar
-fi
el
d
ar
ea
.
Fe
rr
im
ag
ne
ti
c
m
at
er
ia
l
It
ca
n
co
nfi
ne
an
d
gu
id
e
th
e
m
ag
ne
ti
c
flu
x
by
pr
ov
id
in
g
a
pa
th
cl
os
e
to
m
ag
ne
ti
c
fie
ld
so
ur
ce
s.
U
si
ng
th
e
fe
rr
im
ag
ne
tic
m
at
er
ia
lc
ou
ld
be
lim
ite
d
fo
r
so
m
e
ap
pl
ic
at
io
ns
du
e
to
it
s
co
st
,o
cc
up
ie
d
sp
ac
e,
an
d
w
ei
gh
t.
[1
78
]
M
et
al
lic
sh
ie
ld
in
g
(A
lu
m
in
um
),
sa
m
e
ca
se
in
[1
79
]
Th
e
m
et
al
lic
sh
ie
ld
in
g
in
du
ce
s
ed
dy
cu
rr
en
ts
,w
hi
ch
re
su
lt
in
m
ag
ne
ti
c
fie
ld
s
ca
nc
el
at
io
n.
Th
er
ef
or
e,
th
e
to
ta
l
m
ag
ne
ti
c
fie
ld
ne
ar
th
e
m
at
er
ia
li
s
re
du
ce
d.
Fe
rr
it
e
an
d
m
et
al
lic
sh
ie
ld
s
bl
oc
k
a
w
id
e
ba
nd
of
el
ec
tr
om
ag
ne
ti
c
sp
ec
tr
um
.C
on
se
qu
en
tl
y,
th
ey
ha
ve
a
lo
w
er
po
w
er
tr
an
sf
er
ef
fic
ie
nc
y,
in
ad
di
ti
on
to
th
e
th
er
m
al
st
re
ss
ca
us
ed
by
ed
dy
cu
rr
en
ts
.
Th
e
EM
F
no
is
e
th
at
is
pr
od
uc
ed
by
C
SP
R
to
po
lo
gy
is
hi
gh
er
an
d
w
or
se
th
an
th
at
of
th
e
C
SS
R
no
is
e.
C
SP
R
m
ea
ns
co
ns
ta
nt
cu
rr
en
ts
ou
rc
e
C
C
O
,s
er
ie
s
re
so
na
nc
e
fo
r
Tx
,p
ar
al
le
lr
es
on
an
ce
fo
r
R
x,
an
d
a
re
si
st
iv
e
lo
ad
(R
).
C
SS
R
:c
on
st
an
tc
ur
re
nt
so
ur
ce
(C
C
O
),
SS
to
po
lo
gy
,a
nd
a
re
si
st
iv
e
lo
ad
(R
).
[1
80
]
N
ea
r-
fie
ld
m
et
am
at
er
ia
l
ze
ro
-p
er
m
ea
bi
lit
y
sh
ie
ld
It
do
es
no
tc
au
se
si
gn
ifi
ca
nt
ex
tr
a
lo
ss
es
,a
nd
it
bl
oc
ks
th
e
ne
ar
-fi
el
d
ra
di
at
io
n
on
ly
at
an
ex
ac
tf
re
qu
en
cy
.
If
th
e
m
et
am
at
er
ia
li
s
no
tp
la
ce
d
be
tw
ee
n
th
e
co
ils
,i
t
w
ill
w
or
k
as
a
sh
ie
ld
,s
o
it
do
es
no
te
nh
an
ce
th
e
co
up
lin
g.
T
he
se
le
ct
iv
e
fr
eq
ue
nc
y
te
ch
ni
qu
e
bl
oc
ks
sp
ec
ifi
c
fr
eq
ue
nc
ie
s
an
d
al
lo
w
s
ot
he
r
fie
ld
s
to
pa
ss
.
C
on
se
qu
en
tly
,t
hi
s
m
et
ho
d
co
ul
d
be
us
ed
fo
r
hu
m
an
sa
fe
ty
.
[1
6]
Th
re
e-
ph
as
e
po
w
er
lin
e
to
re
du
ce
th
e
le
ak
ag
e
EM
F
Th
e
cu
rr
en
tc
ir
cu
la
te
s
in
tw
o
w
ir
es
fo
r
ea
ch
ph
as
e.
Th
er
ef
or
e,
th
e
si
de
an
d
ce
nt
er
pa
rt
s
of
th
e
po
w
er
lin
es
ca
nc
el
ea
ch
ot
he
r.
Th
e
th
re
e-
ph
as
e
sy
st
em
ha
s
a
hi
gh
er
in
pu
tc
ur
re
nt
co
m
pa
re
d
to
th
e
si
ng
le
-p
ha
se
sy
st
em
.
T
hi
s
sy
st
em
us
es
si
x
ov
er
la
id
po
w
er
lin
es
(t
hr
ee
in
th
e
ce
nt
er
an
d
th
re
e
to
th
e
si
de
);
th
ey
ar
e
en
de
d
to
tw
o
y-
co
nn
ec
ti
on
s.
IS
EC
3D
EC
[1
85
]
A
ct
iv
e
sh
ie
ld
in
g
LF
EC
It
ge
ne
ra
te
s
co
un
te
r
m
ag
ne
ti
c
fie
ld
s
fr
om
th
e
EM
F
ca
nc
el
co
il.
In
ad
di
ti
on
,i
ti
s
su
it
ab
le
fo
r
hi
gh
-p
ow
er
ap
pl
ic
at
io
n,
su
ch
as
EV
s,
PH
EV
s,
an
d
ro
ad
-p
ow
er
ed
ty
pe
EV
s.
R
eq
ui
re
s
ex
tr
a
co
m
po
ne
nt
s,
ex
tr
a
co
ils
,a
nd
a
po
w
er
su
pp
ly
.
Th
e
lin
ea
r
tim
e-
in
va
ri
an
ts
te
ad
y-
st
at
e
sy
st
em
,w
hi
ch
m
ea
ns
th
at
th
e
co
re
s
ar
e
un
sa
tu
ra
te
d
an
d
th
e
ci
rc
ui
t
pa
ra
m
et
er
s
ar
e
co
ns
ta
nt
.
[7
,1
86
,
18
9]
R
ea
ct
iv
e
re
so
na
nt
(w
it
h
on
e
or
tw
o
sh
ie
ld
in
g
co
ils
)
Th
e
ca
nc
el
at
io
n
m
ag
ne
ti
c
fie
ld
is
ge
ne
ra
te
d
fr
om
th
e
or
ig
in
al
m
ag
ne
ti
c
fie
ld
no
is
e.
Th
er
ef
or
e,
it
do
es
no
t
re
qu
ir
e
an
y
po
w
er
so
ur
ce
.
R
eq
ui
re
s
sh
ie
ld
in
g
co
ils
an
d
ca
pa
ci
to
rs
.
T
he
sh
ie
ld
in
g
co
ils
ar
e
co
nn
ec
te
d
to
ea
ch
ot
he
r
so
th
at
th
e
pr
im
ar
y
sh
ie
ld
co
il
ca
n
su
pp
ly
en
ou
gh
sh
ie
ld
cu
rr
en
tf
or
th
e
se
co
nd
sh
ie
ld
co
il.
C
on
se
qu
en
tly
,t
he
le
ak
ag
e
m
ag
ne
tic
fie
ld
is
re
du
ce
d.
E
M
I
m
it
ig
a
ti
o
n
m
e
th
o
d
s
[1
87
]
Sp
re
ad
sp
ec
tr
um
cl
oc
k
te
ch
no
lo
gy
(S
SC
)
Th
is
m
et
ho
d
re
du
ce
s
th
e
cu
rr
en
ts
pe
ct
ru
m
,a
nd
as
a
re
su
lt,
th
e
EM
Ii
s
su
pp
re
ss
ed
.
It
re
qu
ir
es
a
po
w
er
su
pp
ly
,w
hi
ch
oc
cu
pi
es
m
or
e
sp
ac
e
an
d
w
ei
gh
t.
In
ad
di
ti
on
,i
ti
s
no
ts
im
pl
e
to
de
si
gn
.
Tr
ia
ng
ul
ar
m
od
ul
at
io
n;
th
e
pe
ak
de
vi
at
io
n
±1
%
an
d
th
e
m
od
ul
at
io
n
fr
eq
ue
nc
y
is
15
6.
25
H
z.
[1
74
]
Th
e
is
ol
at
io
n
in
du
ct
or
sc
he
m
e
to
re
du
ce
EM
I
Th
e
m
ag
ni
tu
de
of
th
e
in
pu
ti
m
pe
da
nc
e
is
in
cr
ea
se
d
at
hi
gh
er
fr
eq
ue
nc
ie
s.
A
tt
he
re
so
na
nt
fr
eq
ue
nc
y,
no
ch
an
ge
at
th
e
m
ag
ni
tu
de
of
th
e
in
pu
ti
m
pe
da
nc
e.
D
C
–D
C
an
d
co
il-
to
-c
oi
le
ffi
ci
en
ci
es
ar
e
de
cr
ea
se
d
du
e
to
th
e
co
il
an
d
co
re
lo
ss
es
of
th
e
is
ol
at
io
n
in
du
ct
or
.
Is
ol
at
io
n
in
du
ct
or
s
of
Tx
an
d
R
x
ar
e
m
ad
e
of
sh
el
l-
ty
pe
fe
rr
it
e
co
re
s’
co
ils
.
466
Electronics 2018, 7, 296
7. WPT Applications: An Optimized Case Study
Figure 13 summarizes many applications of a WPT charging system, and shows that the WPT
became an important part of some basic fields. First, in transportation, wireless power transfer for
electric vehicles is a promising technology. Secondly, in the implantable medical devices (IMDs),
it gives a convenient, reliable, and safe way to supply the power wirelessly without any pain to
patients. Thirdly, in the field of consumer electronic applications, WPT is used in LED TVs, charging
portable devices, such as cell phones, tablets, and other smart building appliances, where the WPT
technology reflects the development of this kind of buildings. Moreover, the WPT system is used in
IoT applications. Finally, WPT systems are used in LED lights, underwater detection, military defense
systems, space applications, etc.
 
Figure 13. WPT applications.
To give a clear picture about the design method for a certain application, a 3D structured WPT that
transfers the power wirelessly in a robotic application is proposed. The system is a bio-inspired joint
for the WPT system. The joint consists of a movable spherical structure that rotates inside a big sphere
using a mechanical stud (0◦–85◦). The transmitter coil (Tx) is wound on a hemispherical structure,
as shown in Figure 14a, or wound on a spherical structure (with a slot), as shown in Figure 14c. In this
case, the mechanical stud can rotate the small sphere up to 45◦. The receiver coil (Rx) is wound on
the small sphere structure. α is the displacement angle (degrees) between the vertical axes of the
joint structures.
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(a) 
 
(b) 
 
(c) 
Figure 14. Joint-WPT: (a) Displacement angle (0◦–85◦); (b) An example of winding Tx and Rx coils; (c)
Spherical model (0◦–45◦).
To design the WPT system, Figure 15 is illustrated. Considering the transferred power, frequency,
structure, and other parameters, the purpose of the WPT system should be determined. The application
type has two types of constraints, which include the structure and electrical constraints. The structure
constraints include the size, volume, and gap. The electrical constraints comprise the compensation
topology and its parameters, the required power to be transferred, and the operating frequency. On the
other hand, several variables are parameterized to optimize the WPT, such as for example, the mutual
inductance M, the output power, and the efficiency. WPT optimization is achieved by simulation
and calculation, and experiments are put forward to validate the obtained results. Other factors can
be considered during the design, such as suitable EMI and EMF mitigation methods (based on the
application type).
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Figure 15. Schematic represents the design process of a WPT system.
7.1. Optimization Method
The power transfer efficiency (PTE) is a key design factor of the WPT system while operating over
the resonance frequency. PTE optimization depends on the mutual inductance (M). M is proportional
to the square root of the transmitter and receiver inductances L1 and L2, respectively. Therefore,
the WPT system is optimized by changing the shape of the winding coils to maximize the mutual
inductance (SS-compensated WPT) and reduce its fluctuation during the angular displacement. Several
variables are considered to parameterize the coils, such as the number of turns, space between turns,
and variation in the z-axis position.
Figure 16 presents the joint-WPT system in the y-z plane. The transmitter coil has N1 turns, and
the receiver coil has N2 turns. ri is the radius of each horizontal turn of the transmitter coil at a zi
(z-position). rj is the radius of each horizontal turn of the receiver coil at zj (z-position). The radius of
the transmitter coil is already given by rs = 3.85 cm, and the radius of the receiver coil is given by rb =
2.85 cm.
Tx 
Rx
Z1 rs
z2 
ri=rs
ri2
Zi rs
rsrb
zj 
 
Figure 16. Joint WPT in the y-z plane with several variables to parameterize the coils.
The algorithm design is written as follows:
1. The size constraints: 0 ≤ zi ≤ rs; the turns cover the whole space of the hemisphere of the
transmitter structure, which means: 0 ≤ θ ≤ (π/2). On the other hand, 10 ≤ zj ≤ 2 rb; the turns
cover the whole space of the small sphere, which means: 0 ≤ β ≤ (π). The pitch between turns is
set to P = 0.5 mm.
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2. Initialize zi, β, and θ as 0. Initialize zj = 10 mm (start z-position for Rx), N1 = 0, N2 = 0, m = 0, and
n = 0.
3. Enter the radius of the transmitter coil rs = 38.5 mm, the radius of the receiver coil rb = 28.5 mm,
and the pitch between turns P.
4. Enter β and θ. // Measured in radian.
5. Count: θ = θ + (1/36) π, β = β + (1/36) π, N1 = N1 + 1, N2 = N2 + 1, zim = zim + P, and zjn = zjn + P,
n addition to m = m + 1 and n = n + 1. // Increment angles to determine the z-position and r for
each turn of the transmitter and receiver coils. ((1/36) π is the assumed step). Increment N1 and
N2 to find the number of turns for both coils. Move the turns in the z-direction with the pitch
between coils equal to 0.5 mm. The number of turns can be calculated by N1 = zim/P and N2 =
zjm/P.
6. Calculate rim = rs sin (θ), rjn = rb sin (β), zim = rs (1 − cos (θ)), and zjn = rb (1 − cos (β)). // mm
(based on angles).
7. Calculate L1 and L2: the self-inductances of the transmitter coil and receiver coil, respectively.
Calculate and maximize the mutual inductance M and the coefficient coupling k, and determine
the required capacitors C1, C2. // In order to maximize the mutual inductance, the inductances
will be adjusted based on the number of turns and the space between turns (pitch). The
transferring distance between Tx and Rx will determine the coupling coefficient, which should be
less than a certain value ks.
8. With the available values of the frequency and coil resistance, calculate the quality factor,
transferred power, and efficiency.
9. Sweep the frequency and mutual inductance to maximize the efficiency and transferred power.
10. Is k < ks, if yes, go to 11, or else go to step 13. The coupling coefficient should stay within a certain
range to avoid cases with very low values or cases with very high coupling between Tx and Rx.
11. Is θ < π/2, if yes, go to step 12, or else go to step 13.
12. Is β < π, if yes, go to step 3, or else proceed to step 13.
13. End.
Figure 17 illustrates a flowchart that represents the algorithm design.
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Figure 17. Flowchart represents the algorithm design of the joint WPT.
7.2. Simulations
The simulation of the joint WPT system is conducted by ANSYS electronics 19.0.0, USA, 2018.
The optimization process has resulted in cases with high coupling coefficient values and others with
low values. As shown in Figure 18, two cases are considered. The first is the hemisphere winding with
a high coupling coefficient (k = 0.54). The second is the optimized model with k = 0.089. The obtained
parameters are given in Table 16.
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Figure 18. Two case studies: (a) Hemisphere winding at 0◦; (b) Hemisphere winding at 90◦; (c)
Optimized design at 0◦; (d) Optimized design at 90◦.
Table 16. Parameters of case studies.
WPT f 0 N1/N2 L1/L2 (μH)
Resistances:
R1, R2 (Ω)
Mutual
Inductance M
Coupling
Coefficient k C1/C2 (nF)
Hemisphere (a) 21/16 21.14/7.8156 0.23/0.13 7.478 μH 0.54 4.79/12.96
Optimized
model (b)
500
kHz 34/22 50.699/31.83 0.19/0.1 3.6117 μH 0.089 2/3.18
Figure 19 shows that the mutual inductance and coupling coefficient for the hemisphere-winding
drop rapidly with the angular misalignment, which can, in turn, lead to low efficiency. However,
with the optimized solution, the fluctuation of M and k is reduced, and the performance of the
WPT system is improved. Therefore, the receiver can rotate inside the transmitter from zero degrees
(perfectly aligned coils) up to 90 degrees (practically 85◦) while keeping high efficiency. Figure 20 shows
the relation between the efficiency, load, and resonant frequency. For the hemispherical winding at a
load of RL = 20 Ω, the efficiency was up to 96% at α = 0◦. However, at α = 85◦, the efficiency dropped
to lower than 10%. On the other hand, for the optimized WPT with the same load, the efficiency was
up to 95.75% at α = 0◦ and 96% at α = 85◦ (the mutual inductance at 85◦ is higher than that at 0◦).
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(b) 
M mutual inductance μH Coupling coefficient k M mutual inductance μH Cupling coefficient k
Figure 19. The mutual inductance and coupling coefficient: (a) Hemisphere winding; (b)
Optimized design.
 
(a) (b) 
Figure 20. WPT efficiency: (a) Hemisphere winding; (b) Optimized design.
Figure 21 presents the magnetic field density for the optimized and hemisphere models.
The magnetic field density is given by B = μH, where H is the magnetic field strength (intensity)
measured by (A/m). In Figure 21a, at α = 0◦, the yellow area (within 12-cm diameter) shows that B
is around 86 μT, which is higher than the allowed level by ICNIRP 2010 (should not exceed 27 μT).
In Figure 21b, the magnetic field density is concentrated in the close area around the coils. These cases
require attention if the WPT is deployed close to the human body or other sensitive circuits. EMI and
EMF mitigation methods can be selected based on the cost, weight, and size constraints of the joint.
For instant, choosing ferrites is not a good choice, since it will put more pressure on the robotic arm.
Based on the simulation results, a thin light sheet of aluminum can reduce the magnetic field density
around the joint WPT to a safe level.
 
(a) (b) 
Figure 21. The magnetic field density (B vector/cross section): (a) Optimized design; (b) Hemisphere
winding.
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7.3. Experiments of the Proposed WPT and Measurements
The WPT system is fabricated to validate the calculated and simulated results. Figure 22 presents
the experimental setup, where a multi-strand Litz wire was used to wind the coils. Radio frequency
(RF) Mica-type capacitors CDE (CD15FA102JO3F) and a half-bridge inverter were used. The system is
SS-compensated WPT, and the experiments included two models, as presented in Table 16.
 
(a) 
 
(b) 
 
(c) (d)
Figure 22. Experimental setup: (a) Circuits; (b) Hemisphere windings; (c) Optimized design at α = 0◦;
(d) Optimized design at α = 90◦.
Figure 23 shows the input and output voltages at the resonant frequency (496 kHz) for the
hemisphere-winding in Figure 23a, and the optimized model in Figure 23b.
 
(a) 
 
(b) 
 
(c) 
Figure 23. (a) Pulse-width modulation (PWM) signal; (b) Input/output voltages for the hemisphere
case; (c) Input/output voltages for the optimized model.
The angular misalignment effects on the input and output voltages are given in Figures 24 and 25.
In this structure, the receiver coil can rotate up to 85◦. At α = 85◦, for the hemisphere-winding, the
output voltage will drop to values close to zero. However, for the optimized model, even at α = 85◦,
the output voltage keeps a high value.
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Figure 24. Input (blue) and output (orange) coil-to-coil voltages for the hemisphere winding.
 
 = 0° 
 
 = 15° 
 
 = 30° 
 
 = 45° 
 
 = 60° 
 
 = 75° 
 
 = 85°  
Figure 25. Input (blue) and output (orange) coil-to-coil voltages for the optimized model.
7.4. Cost Assessment of WPT Systems
The cost assessment of the WPT system can be done by considering the number of required
components, such as inverter switches, diodes, Litz wires, resistors, capacitances, etc. In general,
compared to hybrid topologies, the SS, SP, PS, and PP compensation topologies require fewer
components. At kHz-range frequencies, high output power could be needed, and the power converters
are added. As a result, the total cost is increased, such as EV charging applications that operate at
20 kHz and 85 kHz. At high frequencies, the output power could be very low, and the system does not
require additional components such as IMDs that use the ISM band (2.2 MHz and 6.78 MHz).
8. Conclusions and Future Research
This paper has comprehensively reviewed the recent progress of the MCR WPT system including
several aspects, such as compensation topologies, resonator structures, and misalignment analysis.
In addition, EMI and EMF diagnostics were discussed, and the WPT-related standards were reviewed.
Moreover, several EMI and EMF mitigation methods were reported and compared. Furthermore,
a wide range of WPT applications was presented. Finally, a WPT case study was proposed. In the
proposed winding method, a bio-inspired joint made of two spherical structures was given. The design
process and algorithm design were provided, and experiments were conducted to validate the obtained
results by simulation.
As shown in Figure 26, to work toward an optimum design of WPT, there are some factors
that have an impact on the design process and thus should be considered during the design and
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manufacturing process. The application type is determined by considering the size or volume,
the transferring distance, the required power to be transferred, and the operating frequency. After that,
inductances, resistances, quality factors, and mutual inductance are obtained. Choosing a proper
compensation topology is another basic step. Other factors are considered, such as suitable EMI and
EMF mitigation methods. Therefore, a good combination of the above-mentioned factors has to be
considered. Even though many studies have been investigated, research related to new topologies,
novel structures, new materials, and mitigation methods, in addition to system stability under
misalignments, impedance matching, control strategy, and cost-effective assessment should be done.
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Figure 26. Influencing factors in order to get an optimal WPT.
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